Construction Analysis

Samsung KM684000ALG-7
4 Meg. SRAM

Report Number: SCA 9612-512
# INDEX TO TEXT

<table>
<thead>
<tr>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>MAJOR FINDINGS</td>
<td>1</td>
</tr>
<tr>
<td>TECHNOLOGY DESCRIPTION</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>2</td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>3 - 4</td>
</tr>
<tr>
<td>ANALYSIS RESULTS I</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>5</td>
</tr>
<tr>
<td>ANALYSIS RESULTS II</td>
<td></td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>6 - 9</td>
</tr>
<tr>
<td>ANALYSIS PROCEDURE</td>
<td>10</td>
</tr>
<tr>
<td>TABLES</td>
<td></td>
</tr>
<tr>
<td>Overall Evaluation</td>
<td>11</td>
</tr>
<tr>
<td>Package Markings</td>
<td>12</td>
</tr>
<tr>
<td>Wirebond Strength</td>
<td>12</td>
</tr>
<tr>
<td>Package Material Analysis</td>
<td>12</td>
</tr>
<tr>
<td>Die Material Analysis</td>
<td>13</td>
</tr>
<tr>
<td>Horizontal Dimensions</td>
<td>14</td>
</tr>
<tr>
<td>Vertical Dimensions</td>
<td>15</td>
</tr>
</tbody>
</table>

- i -
INTRODUCTION

This report describes a construction analysis of the Samsung KM684000ALG-7, 4 Mbit (512K x 8 bit) SRAM. Three devices packaged in 32-pin plastic SOP packages were received for the analysis. All samples were date coded 606Y (9606). Special emphasis was requested on areas affected by packaging.

MAJOR FINDINGS

Questionable Items:¹ None.

Special Features:

• Very complex four layer poly process.

• Thin-film stacked PMOS load transistor (TFT) SRAM cell.

• Multiple-well CMOS process, no epi.

• Reflowed aluminum 1 contacts.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
TECHNOLOGY DESCRIPTION

Assembly:

- The devices were packaged in 32-pin plastic Small Outline Packages (SOPs) with gull-wing leads for surface mount applications.

- Lead-locking leadframe design (anchors) on all pins. Pins 16 and 32 had a split leadframe design to allow multiple bonding on these pins. Pin 16 (GND) was connected internally to the paddle for biasing purposes. Additional ground points were made with wirebonds contacting the paddle.

- The stamped leadframe was constructed of iron-nickel (FeNi) and plated externally with tin-lead (SnPb) solder.

- Internal leadframe plating was by gold over silver over a copper flash. Internal plating was present beneath the die and at paddle edges only. No die backside plating was present.

- A dimpled paddle was employed for added strength.

- Die separation by sawn dicing (full depth).

- Die attach was by silver-filled epoxy.

- Wirebonding by the thermosonic ball bond method using 1.2 mil gold wire.

- A thin, even polyimide die coat was employed and patterned around fuses, bond pads, and die corners.
TECHNOLOGY DESCRIPTION (continued)

Die Process

- Fabrication process: Selective oxidation CMOS process employing multiple wells in a P-substrate. No epi was present.

- Final passivation: A layer of nitride over a thin layer of glass.

- Metallization: Metal 2 consisted of silicon-doped aluminum defined by dry-etch techniques. It did not use a cap or barrier layer. Metal 1 consisted of aluminum and employed a titanium-nitride cap and barrier. A thin titanium layer remained below the titanium-nitride. Standard vias and aluminum-filled (reflowed) contacts were employed. Special patterning of metal 2 and 1 bus lines was used at the corners of the die. Both metals employed slotted lines, beveled (angled) corners and multiple contact arrays. Metal 2 also contained some cutouts and had some isolated vias.

- Interlevel dielectric: Interlevel dielectric (between M2 and M1) consisted of a multilayered glass followed by a spin-on-glass (SOG) and another layer of glass.

- Pre-metal dielectric: A layer of reflow glass over a layer of silicon-nitride, over various densified oxides in the peripheral circuitry. Another layer of reflow glass and another layer of nitride were present in the memory array over poly 4.

- Polysilicon: Four layers of polysilicon were employed. Poly 1 was used to form all standard gates on the die. Polycide 2 (poly 2 and tungsten silicide) was used as a third metal to distribute word lines and ground in the array, and to form all fuses. Polycide 2 was also used as a layer of interconnect throughout peripheral circuitry and made direct contact to N+ diffusions and poly 1. Unusual Polycide 2 features were used in the decode circuitry (Figure 33). Poly 3 was used to form PMOS thin film transistor (TFT) gates and as an interconnect for bit line contacts. A very thin Poly 4 was used for the body of TFTs and to distribute Vcc.
TECHNOLOGY DESCRIPTION (continued)

- Diffusions: Standard implanted N+ and P+ diffusions formed the sources/drains of transistors. Oxide sidewall spacers were used to provide the LDD spacing and were left in place.

- Wells: Multiple-wells in a P substrate. A P-well was located within a deep N-well in the cell array only.

- Fuses: All redundancy fuses had passivation and oxide cutouts over them. Some laser blown fuses were present. All redundancy fuses were formed with Polycide 2.

- Memory cells: The memory cells consisted of two select gates, two storage gates, two PMOS thin film transistors, and some apparent cross-coupling capacitor regions. Metal 1 formed the bit lines, poly 1 was used to form the storage and select gates. Polycide 2 was used to distribute ground along with metal 1 and 2. Polycide 2 also formed the word lines. Poly 3 formed the PMOS thin film transistor (TFT) gates and was used as interconnect for bit line contacts. Poly 4 formed the TFT bodies and Vcc distribution.
ANALYSIS RESULTS I

Assembly:  

Figures 1 - 8

Questionable Items:¹

- Relatively poor die dicing, resulted in considerable chipping at the top of die edges.  
  No cracks were found and no serious concern exists.

Special Features:

- Patterned polyimide die coat cleared at die corners.

General Items:

- Overall package quality: Good. No significant defects were found on the external or  
  internal portions of the packages. No voids or cracks were noted in the plastic. The  
  encapsulant compound consisted of an epoxy-resin with a silica filler. The filler was  
  shaped in the form of beads. The leadframe was formed by a stamping process.  
  Externally, tinning of the leads was complete. Internal silver plating was present  
  beneath the die.

- Wirebonding: Thermosonic ball bond method using 1.2 mil gold wire. Bonds were  
  well formed and placement was good. Normal intermetallic formation was found at  
  the ball bonds. All bond pull strengths were normal and no bond lifts occurred (see  
  page 10). The die surface was covered with a patterned polyimide die coat (cleared  
  over bonding pads, fuses, and die corners). The bond pad structure used both  
  metals 1 and 2 in direct contact.

- Die attach: An adequate amount of silver-filled epoxy. No problems were found.

- Die dicing: Die separation was by sawing (full depth) and showed normal to poor quality  
  workmanship. Some large chips and metal slivers were present at the die surface.

¹These items present possible quality or reliability concerns. They should be discussed  
with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II

Die Process and Design: Figures 9 - 60

Questionable Items:¹

- Metal 2 aluminum thinning up to 85 percent² at vias (Figure 28) and silicon nodules consumed up to 85 percent of some M2 lines (Figure 26). These are not considered serious concerns.

Special Features:

- Multiple well CMOS process.

- Reflowed aluminum contacts.

- Thin-film stacked PMOS load transistors (TFT) SRAM cell using four layers of poly.

General Items:

- Fabrication process: Complex selective oxidation CMOS process employing multiple wells in a P-substrate (no epi). No significant problems were found in the process.

- Design implementation: Die layout was clean and efficient. Alignment was good at all levels.

- Surface defects: No toolmarks, masking defects, or contamination areas were found.

- Final passivation: A layer of nitride over a thin layer of glass. Passivation integrity

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.

²Seriousness depends on design margins
tests indicated defect-free passivation. Edge seal was also good. (A patterned polyimide die coat was used on these dice).

- Metallization: Metal 2 consisted of silicon-doped aluminum defined by a dry-etch technique. It did not use a cap or barrier. Metal 1 consisted of aluminum and employed a titanium-nitride cap and barrier. A thin titanium layer was left below the titanium-nitride. Standard vias (M2 to M1) and aluminum-filled contacts (M1 to silicon) were employed. Vias of various sizes and shapes were present. Both metals employed slotted metal lines, beveled/angled corners and multiple contact arrays.

- Metal patterning/metal defects: Both metal layers were defined by a dry-etch. Some large silicon-nodules were noted following the removal of the metal 2 layer. They consumed up to 85 percent of metal 2 line widths (see Figure 24).

- Metal step coverage: Metal 2 aluminum thinned up to 85 percent at vias. Typical metal 2 thinning was 80 percent. Military standards allow up to 70 percent metal thinning at contacts of this size. Virtually no metal 1 thinning was present due to the use of aluminum reflow at contacts.

- Vias and contacts: Via and contact cuts appeared to be defined by a two-step etch. Some minor over-etching was found at contacts. Standard vias and aluminum-filled contacts were employed. Vias (M2) were of various sizes and shape. Both metals employed multiple contact arrays.

- Interlevel dielectric: Interlevel dielectric (between M2 and M1) consisted of a multilayered glass followed by a spin-on glass (SOG) for planarization, and another layer of glass. No problems were found.
ANALYSIS RESULTS II (continued)

• Pre-metal dielectric: A single layer of reflow glass (BPSG) over various densified oxides in peripheral circuit areas. A thin nitride layer was present below the reflow glass. An additional layer of nitride and reflow glass was used in the memory array.

• Polysilicon: Four layers of polysilicon were employed. Poly 1 was used to form all standard gates on the die. Polycide 2 (poly 2 and tungsten silicide) was used to distribute word lines and ground in the array. Polycide 2 was also used as a layer of interconnect throughout peripheral circuitry and made direct contact to N+ diffusions and poly 1. In addition, Polycide 2 was used for redundancy fuses and for some undefined special structures (Figure 33). Poly 3 was used to form PMOS thin film transistor (TFT) gates and as an interconnect for bitline contacts. A very thin Poly 4 was used for the body of TFTs and to distribute Vcc. No problems were found in any of these layers.

• Isolation: Local oxide (LOCOS). No problems were present at the birdsbeaks or elsewhere. A step was present in the local oxide at the well boundaries.

• Diffusions: Implanted N+ and P+ diffusions were used for sources and drains. An LDD process was used employing oxide sidewall spacers. The spacers were left in place. No problems were found in any of these areas.

• Wells: Multiple-wells were used in a P-substrate (no epi). Definition was normal. Standard N- and P-wells were used throughout most of the die. A P-well within a deep N-well was present beneath the array only.

• Buried contacts: Poly 4 and 3 formed interpoly/buried contacts in the cell array only, and as mentioned polycide 2 contacted poly 1 and N+ directly. Again no problems were apparent here either.
ANALYSIS RESULTS II (continued)

- Fuses: All redundancy fuses had passivation and oxide cutouts over them. Some laser blown fuses were present. All redundancy fuses were formed with Polycide 2.

- Memory cells: The memory cells consisted of two select gates, two storage gates, two PMOS thin film transistors, and some apparent cross-coupling capacitor regions. Metal 1 formed the bit lines, poly 1 was used to form the storage and select gates. Polycide 2 was used to distribute ground along with metal 1 and 2. Polycide 2 also formed the word lines. Poly 3 formed the PMOS thin film transistors (TFT) gates and was used as an interconnect for bit line contacts. Poly 4 formed the TFT bodies and Vcc distribution. Cell pitch was 2.65 x 5.3 microns (11.9 microns^2).
PROCEDURE

The devices were subjected to the following analysis procedures:

External inspection
X-ray
Package section and material analysis
Decapsulate
Internal optical inspection
SEM inspection of assembly features and passivation
Wirepull test
Passivation integrity test
Delayer to metal 2 and inspect
Aluminum removal (metal 2), inspect silicon nodules
Delayer to metal 1 and inspect
Aluminum removal (metal 1), inspect barrier
Delayer to poly/substrate and inspect poly and substrate
Die sectioning (90° for SEM)*
Measure horizontal dimensions
Measure vertical dimensions
Die material analysis

*Delineation of cross-sections is by silicon etch unless otherwise indicated.
OVERALL QUALITY EVALUATION: Overall Rating: Normal

DETAIL OF EVALUATION

Package integrity G
Package markings G
Die placement G
Wirebond placement G
Wire spacing G
Wirebond quality G
Die attach quality N
Dicing quality NP
Die attach method Silver-filled epoxy
Dicing method Sawn (full depth)
Wirebond method Thermosonic ball bonds using 1.2 mil gold wire.

Die surface integrity:
  Toolmarks (absence) G
  Particles (absence) G
  Contamination (absence) G
  Process defects (absence) N
General workmanship N
Passivation integrity G
Metal definition N
Metal integrity NP*
Metal registration G
Contact coverage G
Contact registration G

*85 percent metal 2 aluminum thinning and large silicon nodules.

G = Good, P = Poor, N = Normal, NP = Normal/Poor
PACKAGE MARKINGS

<table>
<thead>
<tr>
<th>TOP</th>
<th>BOTTOM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Samples 1 &amp; 2:</td>
<td>Samples 1 &amp; 2:</td>
</tr>
<tr>
<td>SEC KOREA 606Y KM684000ALG-7</td>
<td>4KJ 014 X AA (plus molded markings)</td>
</tr>
<tr>
<td>Sample 3:</td>
<td>Sample 3:</td>
</tr>
<tr>
<td>“</td>
<td>4KJ 003 X AA (plus molded markings)</td>
</tr>
</tbody>
</table>

WIREBOND STRENGTH

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Wire material:</td>
<td>1.2 mil diameter gold</td>
</tr>
<tr>
<td>Longest wire:</td>
<td>47 mils</td>
</tr>
<tr>
<td>Die pad material:</td>
<td>aluminum</td>
</tr>
<tr>
<td>Material at package lands:</td>
<td>silver</td>
</tr>
<tr>
<td># of wires pulled:</td>
<td>30</td>
</tr>
<tr>
<td>Bond lifts:</td>
<td>0</td>
</tr>
<tr>
<td>Force to break - high:</td>
<td>11.0 g</td>
</tr>
<tr>
<td>- low:</td>
<td>6.0 g</td>
</tr>
<tr>
<td>- avg.:</td>
<td>8.6 g</td>
</tr>
<tr>
<td>- std. dev.:</td>
<td>1.2</td>
</tr>
</tbody>
</table>

PACKAGE MATERIAL ANALYSIS

<table>
<thead>
<tr>
<th>Description</th>
<th>Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encapsulant compound:</td>
<td>Epoxy-resin with a silica bead filler.</td>
</tr>
<tr>
<td>Leadframe:</td>
<td>Iron-nickel (FeNi).</td>
</tr>
<tr>
<td>External pin plating:</td>
<td>Tin-lead (SnPb) solder.</td>
</tr>
<tr>
<td>Internal plating:</td>
<td>Gold (Au) on Silver (Ag) on a flash of copper (Cu).</td>
</tr>
<tr>
<td>Die attach:</td>
<td>Silver (Ag)-filled epoxy.</td>
</tr>
<tr>
<td>Die coat:</td>
<td>Spun-on and patterned polyimide (visual).</td>
</tr>
</tbody>
</table>
## DIE MATERIAL ANALYSIS

<table>
<thead>
<tr>
<th>Layer Description</th>
<th>Material Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die coat:</td>
<td>Polyimide.</td>
</tr>
<tr>
<td>Overlay passivation:</td>
<td>A layer of nitride over a thin layer of glass.</td>
</tr>
<tr>
<td>Metallization 2:</td>
<td>Silicon-doped aluminum.</td>
</tr>
<tr>
<td>Interlevel dielectric 1 (M2 to M1):</td>
<td>Two layers of silicon-dioxide with a planarizing glass (SOG) between.</td>
</tr>
<tr>
<td>Metallization 1:</td>
<td>Aluminum with a titanium-nitride cap and barrier over a thin titanium adhesion layer.</td>
</tr>
<tr>
<td>Pre-metal dielectric:</td>
<td>A layer of BPSG reflow glass over a thin layer of silicon-nitride, over densified oxide in the peripheral circuit area. An additional layer of BPSG reflow glass over a thin layer of silicon nitride were present between polycide 2 and poly 3 in the memory array.</td>
</tr>
<tr>
<td>Polycide:</td>
<td>Tungsten-silicide on polysilicon 2.</td>
</tr>
</tbody>
</table>
HORIZONTAL DIMENSIONS

Die size: 6.6 x 11.8 mm (275 x 468 mils)
Die area: 77.8 mm² (128,700 mils²)
Min pad size: 0.12 x 0.12 mm (4.7 x 4.7 mils)
Min pad window: 0.10 x 0.10 mm (4.3 x 4.3 mils)
Min pad space: 0.08 mm (3.2 mils)
Min pad pitch: 0.20 mm (7.9 mils)
Min pad to metal: 18 microns
Min metal 2 width: 1.4 micron
Min metal 2 space: 1.4 micron
Min metal 2 pitch: 2.8 microns
Min via: 1.3 micron
Min via space - continuous: 0.55 micron
Min via pitch - continuous: 1.8 micron
Min metal 1 width: 0.6 micron
Min metal 1 space: 0.8 micron
Min metal 1 pitch: 1.4 micron
Min contact: 0.85 micron
Min contact space - continuous: 0.45 micron
Min contact pitch - continuous: 1.3 micron
Min poly 4 width: 0.4 micron
Min poly 4 space: 0.5 micron
Min poly 3 width: 0.8 micron
Min poly 3 space: 0.4 micron
Min polycide 2 width: 0.35 micron
Min polycide 2 space: 0.65 micron
Min polycide 2 pitch: 1.0 micron
Min poly 1 width: 0.65 micron
Min poly 1 space: 0.5 micron
Min poly 1 pitch: 1.4 micron
Min gate length* - (N-channel): 0.65 micron
- (P-channel): 0.8 micron
Sidewall spacer width: 0.15 micron (approximate)
Cell size: 11.7 microns²
Cell pitch: 2.6 x 4.5 microns

*Physical gate length.
VERTICAL DIMENSIONS

Die thickness: 0.3 mm (12.0 mils)
Die attach: 27 microns

Layers

Die coat (polyimide): 9.5 microns
Passivation 2: 0.5 micron
Passivation 1: 0.1 micron
Metal 2 - aluminum: 0.9 micron
Interlevel glass - glass 3: 0.3 micron
   - glass 2 (SOG): 0.05 - 0.5 micron
   - glass 1: 0.5 micron
Metal 1 - cap: 0.08 micron (approximate)
   - aluminum: 0.7 micron
   - barrier: 0.16 micron
Reflow glass 2: 0.6 to 0.7 micron
Poly 4: 0.02 micron (approximate)
Interpoly oxide 3 (TFT gate ox.): 0.02 micron (approximate)
Poly 3: 0.1 micron (approximate)
Reflow glass 1: 0.3 to 0.4 micron
Polycide 2 - silicide: 0.1 micron
   - poly: 0.1 micron
Interpoly oxide 1: 0.1 micron (approximate)
Poly 1: 0.15 micron
Nitride layers: 0.04 micron (approximate)
Local oxide: 0.35 micron
N+ S/D diffusion: 0.2 micron
P+ S/D diffusion: 0.3 micron
N- well: 6 microns
Memory P-well (inside N-well): 3 microns
Peripheral P-well could not delineate
INDEX TO FIGURES

ASSEMBLY

DIE LAYOUT AND IDENTIFICATION

METAL PATTERNING FEATURES

DIE EDGE STRUCTURE

PHYSICAL DIE STRUCTURES

REDUNDANCY FUSES

MEMORY CELL STRUCTURES

CIRCUIT INPUT PROTECTION

COLOR DRAWING OF DIE STRUCTURE

Figures 1 - 8

Figures 9 - 11

Figures 12 - 15

Figures 16 - 17

Figures 18 - 43

Figures 44 - 48

Figures 51 - 58

Figure 59

Figure 60
Figure 1. Package photographs of the Samsung KM684000 ALG-7 4-Mbit CMOS SRAM. Mag. 4x.
Figure 2. X-ray view of the package. Mag. 4x.
Figure 3. Section view of the package illustrating general construction. Mag. 16x.
Figure 4. Package section views illustrating lead formation and lead exit.
Figure 5. Package section views illustrating leadframe and paddle offset, dicing and die attach.
Figure 6. Optical and SEM views illustrating typical ball bonds.
Figure 7. Optical and SEM section views of die coat and bond pad structure.
Figure 8. SEM views of dicing and edge seal. 60°.
Figure 9. Portion of the Samsung KM68400 ALG-7 intact circuit die. Mag. 26x.
Figure 10. Remaining portion of the Samsung KM684000 ALG-7 intact circuit die. Mag. 26x.
Figure 11. Optical views of die markings and alignment keys.
Figure 12. Optical views of the die corners on the Samsung KM684000 ALG-7 device.
Mag. 200x.
Figure 13. Optical views of metal structure at the die corner. Mag. 200x.
Figure 14. Optical views of metal patterning.
metal 1, Mag. 200x

metal 2, Mag. 320x

Figure 15. Optical views illustrating slotted metal (GND) pad lines.
Figure 16. SEM section views of the die edge seal on the Samsung KM684000 ALG-7 device.
Figure 17. SEM section views of the die edge seal on the Samsung KM684000 ALG-7 device. Mag. 6500x.
passivation removed, Mag. 12,500x

passivation removed, Mag. 10,000x

90° section, glass etch, Mag. 10,000x

Figure 18. SEM views illustrating general construction.
silicon etch, Mag. 13,000x

glass etch, Mag. 16,000x

Figure 19. SEM section views of general construction.
Figure 20.  SEM views of passivation coverage.  60°.
Figure 21. SEM section views of metal 2 line profiles.

Mag. 13,000x

Mag. 26,000x
Figure 22. Topological SEM views of metal 2 patterning. 0°.
Figure 23. SEM views of general metal 2 integrity. 60°.
Figure 24. SEM views of metal 2 silicon nodule coverage.

Mag. 5000x, 60°

Mag. 13,000x, 0°
Figure 25. SEM view of silicon nodule within a via cut. Mag. 40,000x, 45°.

Figure 26. SEM section views of metal 2-to-metal 1 vias.
Figure 27. SEM section views of metal 1 profiles.
Figure 28. Topological SEM views of metal 1 patterning. 0°.
Figure 29. SEM views of general metal 1 integrity. 60°.
Figure 30. SEM views of metal 1 barrier. 45°.
Figure 31. SEM section views of typical metal 1-to-poly contacts. Mag. 26,000x.
metal 1-to-diffusion, Mag. 13,000x

metal 1-to-N+, Mag. 26,000x

metal 1-to-P+, Mag. 26,000x

Figure 32. SEM section views of typical metal 1-to-diffusion contacts.
Figure 33. SEM views of polycide 2-to-diffusion contacts. Mag. 20,000x, 60°.

Figure 34. SEM section view of a typical polycide 2-to-diffusion contact. Mag. 52,000x.
Figure 35. SEM view of polycide 2-to-poly 1 contacts. Mag. 26,000x, 60°.

Figure 36. SEM section views of typical polycide 2 contacts. Mag. 26,000x.
Figure 37. Topological SEM views of general poly 1 patterning. 0°.
Figure 38. Topological SEM views of poly patterning within column and row decode areas. 0°.
Figure 39. SEM views of poly 1 coverage. 60°.
Figure 40. Additional SEM views of poly coverage within column decode area. 60°.
Figure 41. SEM section views of typical transistors. Mag. 52,000x.
Figure 42. Optical view of the well structure. Mag. 800x.

glass etch, Mag. 26,000x

Mag. 52,000x

Figure 43. SEM section views of a step in the local oxide and a local oxide birdsbeak.
Figure 44. Optical views of redundancy fuses. Mag. 500x.
Figure 45. SEM view of typical redundancy fuses. Mag. 4600x, 45°.

Figure 46. Topological SEM views of typical redundancy fuses. Mag. 3300x, 0°.
Figure 47. SEM section views illustrating passivation cutout with redundancy fuses. Silicon etch, X-direction.
Figure 48. SEM section views illustrating passivation cutout with redundancy fuses. Glass etch, Y-direction.
Figure 49. Topological SEM views of the SRAM cell array. Mag. 6500x, 0°.
Figure 50. Topological SEM views of the SRAM cell array. Mag. 6500x, 0°.
Figure 51. Perspective SEM views of the SRAM cell array. Mag. 10,000x, 60°.
Figure 52. Topological SEM views of the GND connection in the array. 
Mag. 6500x, 0°.
Figure 53. Additional detailed views of the SRAM cell. 60°.
Figure 54. Detailed topological SEM views of the SRAM cell. Mag. 13,000x, 0°.
poly 2 and 1 (under nitride)

Figure 55. Detailed topological view of the SRAM cell and schematic. Mag. 13,000x, 0°.
Figure 56. SEM section views of the SRAM cell.
Figure 57. Detailed SEM section views of the SRAM cell. Glass etch.
Figure 58. SEM section views of GND connections in the SRAM cell array.
Figure 59. Optical views of a typical input/output structure. Mag. 320x.
Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly, Red = Diffusion, and Gray = Substrate

Figure 60. Color cross section drawing illustrating device structure.