OVERVIEW

DRAM (Dynamic Random Access Memory) is the main memory used for all desktop and larger computers. Each elementary DRAM cell is made up of a single MOS transistor and a storage capacitor (Figure 7-1). Each storage cell contains one bit of information. This charge, however, leaks off the capacitor due to the sub-threshold current of the cell transistor. Therefore, the charge must be refreshed several times each second.

![Figure 7-1. DRAM Cell](source: ICE, "Memory 1997")

HOW THE DEVICE WORKS

The memory cell is written to by placing a “1” or “0” charge into the capacitor cell. This is done during a write cycle by opening the cell transistor (gate to power supply or $V_{CC}$) and presenting either $V_{CC}$ or 0V (ground) at the capacitor. The word line (gate of the transistor) is then held at ground to isolate the capacitor charge. This capacitor will be accessed for either a new write, a read, or a refresh.

Figure 7-2 shows a simplified DRAM diagram. The gates of the memory cells are tied to the rows. The read (or write) of a DRAM is done in two main steps as illustrated in Figure 7-3. The row (X) and column (Y) addresses are presented on the same pads and multiplexed. The first step consists of validating the row addresses and the second step consists of validating the column addresses.
Figure 7-2. Simplified DRAM Diagram

Figure 7-3. DRAM Access Timing
First Step: Row Addresses

Row addresses are present on address pads and are internally validated by the RAS (Row Address Access) clock. A bar on top of the signal name means this signal is active when it is at a low level. The X addresses select one row through the row decode, while all the other non-selected rows remain at 0V. Each cell of the selected row is tied to a sense amplifier. A sense amplifier is a circuit that is able to recognize if a charge has been loaded into the capacitor of the memory cell, and to translate this charge or lack of charge into a 1 or 0. There are as many sense amplifiers as there are cells on a row. Each sense amplifier is connected to a column (Y address). In this first step all the cells of the entire row are read by the sense amplifier. This step is long and critical because the row has a high time constant due to the fact that it is formed by the gates of the memory cells. Also, the sense amplifier has to read a very weak charge (approximately 30 femtoFarads or 30fF).

Second Step: Column Addresses

Following the first step, column addresses are present on the address pads and are internally validated by the Column Address Access (CAS) clock. Each selected memory cell has its data validated in a sense amplifier. Column access is fast. This step consists of transferring data present in the sense amplifier to the D_{out} pin through the column decode and the output buffer. On memory data sheets, the access time from RAS is termed t_{RAC} and the access time from CAS is listed as t_{CAC}. On a typical standard DRAM of 60ns access time, t_{RAC} = 60ns and t_{CAC} = 15ns.

Refresh

To maintain data integrity, it is necessary to refresh each DRAM memory cell. Each row of cells is refreshed every cycle. For example, if the product specification states, “Refresh cycle = 512 cycles per 8ms,” then there are 512 rows and each individual row must be refreshed every eight milliseconds.

As explained above, during the row access step, all the cells from the same row are read by the sense amplifier. The sense amplifier has two roles. Since it holds information within the cell, it is able to transmit this data to the output buffer if it is selected by the column address. The sense amplifier is also able to re-transmit (write) the information into the memory cell. In this case, it “refreshes” the memory cell. When one row is selected, all the cells of that row are read by the sense amplifiers and all these cells are refreshed one at a time.

Burst or distributed refresh methods can be used. Burst refresh is done by performing a series of refresh cycles until all rows have been accessed. For the example given above, this is done every 8ms. During the refresh, other commands are not allowed. Using the distributed method and the above example, a refresh is done every 12.6µs (8ms divided by 512). Figure 7-4 shows these two modes.
For standard DRAMs there are three ways to perform refresh cycles. They are RAS-only refresh, CAS-before-RAS refresh, and hidden refresh. To perform a RAS-only refresh, a row address is put on the address lines and then RAS goes low. To perform a CAS-before-RAS refresh, CAS first goes low and then a refresh cycle is performed each time RAS goes low. To perform a hidden refresh the user does a read or write cycle and then brings RAS high and then low.

**MEMORY CELL**

A great deal of design effort has been made to shrink the cell area, particularly, the size of the DRAM capacitor. As memory density increases, the cell size must decrease. Designers have managed to shrink overall cell size. However, due to factors such as noise sensitivity and speed, it has been a challenge to reduce the capacitance. The capacitance must stay in the range of 30fF.

The charge (Q) stored in a capacitor is equal to capacitance times voltage (Q = C x V). Over the years, DRAM operating voltage has decreased (i.e., 12V to 5V to 3.3V). As voltage decreases, the stored charge will also decrease. Design improvements allow for the decrease in the cell charge as long as the capacitance remains in the range of 30fF.

Two main developments are used to reduce capacitor area without reducing its value. These are the use of new capacitor shapes to fit into a minimum chip surface area and increasing the dielectric constant.

**Memory Cell Shape**

The 1Mbit DRAM generation was the first to abandon the classical planar capacitor and replace it with a trench or a stacked capacitor. Figure 7-5 shows the feature sizes of some of the DRAM devices that ICE analyzed in its laboratory these two last years. Trench capacitors are not widely used in spite of continual research and development on that type of design. As shown, the major 64Mbit DRAMs available on the market are today made of stacked capacitors.

![Figure 7-4. Burst and Distributed Refresh](Source: Micron, "Memory 1997")
Cross sections of 64Mbit DRAMs analyzed by ICE’s laboratory illustrate three major choices for manufacturing DRAM memory cells. Hitachi uses a stacked, multi-layer capacitor for its 64Mbit DRAM (Figure 7-6). The trench capacitor (Figure 7-7) is used by IBM/Siemens, and the simple stack capacitor (Figure 7-8, and 7-9) is preferred by Samsung and NEC.

Figure 7-10 shows how size cell improvements will be necessary for the next DRAM generations. Figure 7-11 illustrates the stacked capacitor structure evolution. The decrease of cell size without decreasing capacitor value results in increasing complexity of memory cell technology. Most leading DRAM manufacturers are working on 1Gbit cells. Their goal is to decrease the size of the cell without compromising the value of the capacitor.

Two types of 1Gbit cell developments are shown in the next figures. Toshiba tried to improve the trench capacitor concept by creating a bottle-shape trench design (Figure 7-12). Hitachi tried to improve the stack concept with a vertical and circular capacitor (Figure 7-13). NEC received a patent from the U.S. Patent Office for its proprietary HSG (hemispherical-grain) silicon technology.
Figure 7-7. IBM/Siemens 64Mbit DRAM Cross Section

Figure 7-8. Samsung 64Mbit DRAM Cross Section

Figure 7-9. NEC 64Mbit DRAM Cross Section
CAPACITOR DIELECTRICS

The inability to scale the capacitor value has led to the consideration of new dielectric materials for the capacitor. It is likely that materials with higher dielectrics will see more use. Many of the materials have proven track records through their use as dielectrics in discrete capacitors. Therefore, the main challenge is the introduction of these materials into the IC process. Figure 7-14 shows some of the materials under consideration. Tantalum Pentoxide (Ta$_2$O$_5$) has been viewed in several of the 64Mbit DRAMs analyzed by the ICE laboratory. Ta$_2$O$_5$ seems that it could serve as a good dielectric since it can easily be integrated into conventional stack capacitor structure. However, it requires higher dielectric thickness, resulting in only a marginal improvement in capacitance.

PERFORMANCE

Compared with other memory ICs, DRAMs suffer from a speed problem. The on-chip circuitry required to read the data from each cell is inherently slow. As such, DRAM speeds have not kept pace with the increased clock speed of CPUs.
Figure 7-11. Stack Capacitor Structure Evolution

Figure 7-12. Capacitor Manufacturing Process
Early microprocessor systems were introduced with clock speeds of 1MHz (one million cycles per second). Today, CPUs in desktop PCs are 200MHz and faster, at least a 200x improvement. Early DRAMs had access cycle times (the time required for the DRAM chip to supply the data back to the CPU) of 250 nanoseconds (ns). The fastest DRAM units today are about 50ns, a five-fold improvement.

To face this speed discrepancy, DRAMs have branched into many sub-categories. Each features a variation of system interface circuitry with the intent of enhancing performance. Furthermore, each design attempts to answer needs of specific applications. Current offerings are shown Figure 7-15.

![Figure 7-13. Schematic Cross-Sectional View of CROWN-Type Memory Cell](image)

<table>
<thead>
<tr>
<th>Material</th>
<th>( \varepsilon_r )</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiO(_2)</td>
<td>3.8</td>
</tr>
<tr>
<td>SiN(_4)</td>
<td>7.9</td>
</tr>
<tr>
<td>Ta(_2)O(_5)</td>
<td>20 - 30</td>
</tr>
<tr>
<td>BaTiO(_3)</td>
<td>15 - 30</td>
</tr>
<tr>
<td>SrTiO(_3)</td>
<td>15 - 30</td>
</tr>
<tr>
<td>TiO(_2)</td>
<td>35 - 50</td>
</tr>
<tr>
<td>Polyimide</td>
<td>2 - 2.6</td>
</tr>
</tbody>
</table>

![Figure 7-14. Capacitor Dielectric Constants](image)
Fast Page Mode DRAMs

To access DRAM data, a row address is applied, followed by a column address. The addresses of a DRAM are multiplexed on the same package pins. When requested data is stored in the same row as previously requested data, merely changing the column address allows access to this new data. Therefore, with fast page mode, the data of the same row can be accessed by changing only the column address.

As an example, consider a 1Mbit DRAM that has an array organization of 1,024 x 1,024 bits. 1,024 bits of data belong to the same row. This data will be accessible through fast page mode (a row is considered a page). This mode is available on all the standard DRAMs. As described previously, this access time is as fast as the data available in the sense amplifier.
Static column mode is similar to page mode except that only the column address needs to be changed to obtain the new data, and no CAS pulse is needed. Nibble mode groups memory cells in “four bits per nibble” so that whenever one bit is selected, four serial bits appear. This mode is no longer widely used.

**Extended Data Out (EDO) DRAMs**

Extended data out DRAMs (EDO DRAMs), also called hyper-page-mode DRAMs, represent a small design change in the output buffer relative to a standard fast page mode DRAM. The old data is latched at the output while new data is addressed. EDO shortens the effective page mode cycle time as the valid data output time is extended.

For the same technology, a product in standard mode may have a cycle time of 110ns (access time of 60ns). This cycle time will be reduced to 40ns in fast page mode and to 25ns in EDO mode.

**Burst EDO DRAMs**

Several vendors offer burst versions of the EDO DRAM. The “burst” refers to the fact that all read and write cycles occur in bursts of four, automatically sequenced by the memory chip. To accomplish that, a special pipeline stage and a two-bit counter are added.

The Burst EDO DRAM read access time differs from EDO DRAM in two ways. First, as the output latch is replaced by a special pipeline stage (register), the latency will be higher but the bandwidth will be better. Second, as the Burst EDO DRAM includes an internal address counter, only the initial address in a burst of four needs to be provided.

Manufacturers may use the same mask set for their fast page mode EDO and burst EDO DRAMs. A wire bond option determines which product is in the final package. Figure 7-16 shows timing differences between the various standard DRAMs. Figure 7-17 shows speed differences.

**Audio DRAMs**

Due to process defects during wafer probe, some DRAMs wind up with a few failed storage cells that cannot be effectively repaired (or replaced) by the redundancy mechanism. These cannot be sold as good devices to PC OEMs. However, a few defective bits do not affect an audio application where there is a tolerance for error. For this reason manufacturers may sell parts with few bad cells for use in audio applications. These devices are called Audio DRAM (ARAM). The client can buy ARAMs cheaper than a standard DRAM.
Cache DRAMs

Another DRAM alternative is the cache DRAM (CDRAM) developed by Mitsubishi. This device integrates a 16Mbit DRAM and a L2 (level two) SRAM cache memory (16Kbit SRAM) on the same chip. The transfer between the DRAM and the SRAM is performed in one clock cycle through a buffer of 8 x 16 bits. The SRAM is a six-transistor cell. The SRAM access/cycle time is 15ns. Currently, Mitsubishi and Samsung offer CDRAM devices. Figure 7-18 shows the chip organization of a CDRAM.
Enhanced DRAMs

Enhanced DRAMs (EDRAMs) were developed by Ramtron Corporation. The EDRAM is also sold by IBM (3.3V and 5V parts), as IBM and Ramtron have a second source agreement for this product. The EDRAM architecture is similar to a standard 4Mbit page mode or static column DRAM with the addition of an integrated L2 SRAM cache and internal control. Technically, the EDRAM is a cache DRAM (CDRAM). Rather than integrate a separate SRAM cache, the EDRAM takes advantage of the internal architecture of a standard fast page mode DRAM, which has sense amplifiers that act like a 2Kbit SRAM cache when reading and accessing data.

Memory read cycles always occur from the cache. When the comparator detects a hit, only the SRAM is addressed where data is available in 15ns. When a miss is detected, the entire cache is updated and data is available at the output within a single 35ns access. Figure 7-19 shows the chip organization of an EDRAM.

![Diagram of EDRAM](source: EBN/ICE, "Memory 1997" 20756)

Figure 7-18. Cache DRAM

![Diagram of Enhanced DRAM (EDRAM)](source: EBN/ICE, "Memory 1997" 20757)

Figure 7-19. Enhanced DRAM (EDRAM)
Synchronous DRAMs

Synchronous DRAMs represent the next step in the evolution of the industry standard DRAM architecture. Synchronous DRAMs (SDRAMs) have their read and write cycles synchronized with the processor clock. The SDRAM is designed with two separate banks. These two independent banks allow each bank to have different rows active at the same time. This allows concurrent access/refresh and recharge operations. Figure 7-20 presents a block diagram organization of an SDRAM.

![SDRAM Block Diagram](source: Hitachi/ICE, “Memory 1997”)

The SDRAM is programmed using a mode register. The programmable features include burst length (1, 2, 4, 8, full page), wrap sequence (sequential/interleave), and CAS latency (1, 2, 3). Figure 7-21 shows an SDRAM timing sequence. This timing illustrates the different possibilities of CAS latency and of burst length.
The size of the mode register is equivalent to the number of address pins on the device and is written during a mode register set cycle. This mode register must be reprogrammed each time any of the programmable features have to be modified. Figure 7-22 illustrates the content of a register for a 4Mbit SDRAM. Figure 7-23 shows a summary of the SDRAM functionality.

SDRAM-II or DDR DRAMs (Double Data Rate DRAMs)

The purpose of the DDR DRAM is to read data of an SDRAM at two times the frequency clock. The device delivers data on both edges of the clock, doubling effective bandwidth at a given frequency.
Figure 7-22. Register Content of a 4Mbit SDRAM

CLK: External Clock Input and Synchronous DRAM Operations Synchronize with this Signal

Command: Controls Synchronous DRAM Operation
Command is a Combination of CS, RAS, CAS, and WE Signals.

Address: Row Column

Bank Select: A Memory Contains 2 Banks (Areas) that can be Controlled Independently.
BANK SELECT is used to Select a Bank.

Dout: Out 0 Out 1 Out 2 Out 3

CAS Latency = 3 Burst Length = 4

Active Command Set Cycle Read Command Set Cycle

CAS Latency: Clock Numbers from Read Command Set to Data Output

Burst Length: Possible Consecutive Input/Output Data Length

Source: Hitachi/ICE, "Memory 1997" 22440
Synchronous Graphics RAMs

Synchronous Graphics RAMs (SGRAMs) target video applications. SGRAMs differ from Synchronous DRAMs (SDRAMs) in that they provide features traditionally associated with video DRAMs such as 32-bit-wide bus and graphics-specific features such as block write mode and a masked write mode. Figure 7-24 shows the chip organization of an SGRAM.

Enhanced Synchronous DRAMs

Enhanced Memory Systems Inc., a subsidiary of Ramtron, developed its Enhanced Synchronous DRAMs (ESDRAM). This memory combines the features of SDRAM plus cache SRAM on the same chip. 16Mbit ESDRAM combines two banks of 8Mbit SDRAM plus two banks of 4Kbit SRAM.

Video DRAMs

Video DRAMs (VRAMs) are also called Dual-Port DRAMs. VRAMs are almost exclusively used for video applications. Since the standard DRAM is inherently parallel and video data is inherently serial, graphics systems have always needed parallel to serial shift registers. A VRAM has separate parallel and serial interfaces. For example, a 4Mbit DRAM may be organized as:

DRAM: 262,144 Words X 16 bits
SAM (Serial Access Memory): 256 Words X 16 bits
The transfer of parallel data to serial data is accomplished by an on-chip parallel-to-serial shift register. The register may be divided into two halves. While one half is being read out of the SAM port, the other half can be loaded from the memory array. For applications not requiring real-time register load (for example, loads during CRT retrace periods), the full register mode of operation is retained to simplify system design. Figure 7-25 illustrates a general concept of Video DRAM.

**Figure 7-25. A General Concept of Video Ram**

**Window DRAMs**

A window DRAM (WRAM) is a dual-ported VRAM with a number of added features. WRAMs incorporate EDO and fast page mode traits, have a 32-bit random access port and a 256-bit internal bus. Figure 7-26 shows the chip organization of a WRAM.

**Pseudo SRAMs**

Pseudo Static Random Access Memories (PSRAMs) were developed to minimize power consumption (relative to a DRAM) at the expense of speed. They incorporate the storage mechanism of a DRAM, but have additional on-chip circuitry that makes the chip perform like an SRAM. All storage cell refresh is performed internally. The chip size of a PSRAM is about 20 percent larger than a standard DRAM. The increase in size is due to additional pads from the different pin configuration, and extra internal circuitry for refresh.

The main markets for PSRAMs are portable PCs, laptops, and handheld machines. The PSRAM is packaged like an SRAM, typically in a x8 or wider data path in and out, and without multiplexed address inputs. SRAMs and PSRAMs are pin compatible. However, the PSRAM has an additional signal to tell the system when the chip is busy performing its internal refresh.
Although they have been available for more than 15 years, the PSRAMs market has never grown strongly. Moreover, it seems that the PSRAM market may be shriveling as Hitachi and Toshiba, the two major suppliers withdraw support. Figure 7-27 provides a comparison of PSRAMs and low-power SRAMs.

**Fusion Memories**

Integrated Device Technology (IDT) developed a pseudo static DRAM and SRAM and labeled it fusion memory. IDT claims that fusion memory is the first architecture to fuse together SRAM performance at DRAM density and cost.
Rambus DRAMs

Rambus technology is based on very high speed, chip-to-chip interface that is incorporated on a new DRAM architecture and on processors or controllers. The Rambus architecture achieves a performance level more than ten times greater than conventional DRAMs. Rambus Inc. does not manufacture products but licenses its design of Rambus DRAMs (RDRAMs) and controllers. To date, Rambus has licensed over one dozen of the world’s largest semiconductor companies to jointly develop and bring to market a wide range of memory and logic products. Further, it won the support of Intel for the next-generation of DRAM architecture in PC systems.

Unlike other approaches that have focused on increasing the speed of individual DRAMs, Rambus provides a complete system-level solution by integrating fast components with an innovative high-speed interface technology. Figure 7-28 shows the Rambus technology elements. This architecture is comprised of three main elements that include the Rambus Channel, the Rambus Interface (controller), and the RDRAMs.

![Figure 7-28. Typical Rambus Configuration](image)

The Rambus Channel

Figures 7-29 through 7-31 show the configuration and the main characteristics of the Rambus Channel. The Rambus Channel is the core of Rambus’ architecture. The goal of this channel is to transmit information at a very high rate. For that to occur, the conventional TTL level signals are replaced by small swing (600mV) signals plus an additional reference signal \(V_{ref}\) set to be the mid-point of the swing. These low-speed signals reduce bus power consumption, noise, and increase the speed transfer.
The RDRAM

RDRAMs use conventional DRAM processes and manufacturing technology. Due to the Rambus interface, an RDRAM consumes 14 percent more silicon than a conventional DRAM. Figure 7-32 shows a 64Mbit Rambus DRAM chip organization. The RDRAM is divided in two parts: the interface logic and the DRAM core. The interface logic includes the high speed I/O interface, clock circuitry, and protocol control logic. The sense amplifiers act as cache memory. Like standard DRAMs, the RDRAM cells have to be refreshed. RDRAMs have a self-refresh capability built in.
The Rambus Controller

The block diagram of a Rambus controller is shown Figure 7-33. This controller serves as the interface between the Rambus Channel and the application. The Rambus Interface circuitry consists of serial-to-parallel and parallel-to-serial conversion plus clock recovery. This interface can be either made of an ASIC I/O cell or as a full custom cell obtained from Rambus Inc.

Rambus also developed its own package design. This development includes a standard socket, a short fixed bus length, and specific memory modules. Figure 7-34 shows the physical layout of a Rambus-based system.

SyncLink DRAM (SLDRAM)

A DRAM architecture competing against Rambus is SyncLink. A group from the IEEE Computer Society worked on the general specifications. The concept uses a very high-speed unidirectional point-to-point interface rather than the more conventional bus. Multiple chips are located in series along the RamLink and tied to a common controller for output to the CPU. The SyncLink consortium expects to deliver prototypes in early 1998. Figure 7-35 shows the SLDRAM architecture.
Figure 7-34. Physical Organization of a Rambus-Based System

Figure 7-35. SyncLink DRAM Architecture
3D RAMs

3D RAMs, developed by Mitsubishi, are based on the cache DRAM (CDRAM) architecture. A block diagram of the architecture is shown in Figure 7-36. There are four major functional blocks in a 3D RAM. These include four independent DRAM banks of 2.5Mbits each, two video buffers, a 256-bit-wide global bus and a tri-ported SRAM buffer of 2Kbits. IBM and Toshiba announced that they will start joint production of the chips in the U.S. in the second half of 1997.

![3D DRAM Diagram](source: EBN/ICE, "Memory 1997"

**Figure 7-36. 3D DRAM**

nDRAM (next-generation DRAM)

Intel and Rambus have agreed to collaborate on a new DRAM based on the RDRAM architecture. This new DRAM, called next generation DRAM (nDRAM), will not be available before 1999. Figure 7-37 shows the Intel/Rambus relationship roadmap. Currently, the RDRAM gets its speed by using a narrow 8-bit channel. The nDRAM may use two parallel 8-bit channels and reach a speed of 1.6Gbytes per seconds.

Multibank DRAM

MoSys, a 1991 fabless startup based in San Jose, California, developed the multibank DRAM (MDRAM). MoSys argues that the penalty for using DRAMs in graphics applications is not the bandwidth but the latency between two bursts. Developing a DRAM with 32 banks reduces this latency (Figure 7-38).
Figure 7-37. Intel/Rambus DRAM Cooperation

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel starts to discuss next-generation DRAM requirements with DRAM vendors</td>
<td>Intel researches all viable next-generation DRAM options</td>
<td>Intel determines Rambus as providing best technology base for next-generation DRAM</td>
<td>66MHz SDRAM</td>
<td>100MHz SDRAM</td>
<td>Next-generation DRAM</td>
</tr>
</tbody>
</table>

Source: Intel Corp./ICE, "Memory 1997"

Figure 7-38. Performance of New Memories

<table>
<thead>
<tr>
<th>Memory Type</th>
<th>Page-Hit Latency (ns)</th>
<th>Page-Miss Latency1 (ns)</th>
<th>Row-Access Latency (ns)</th>
<th>I/O Data Rate (MHz)</th>
<th>Peak Bandwidth2 (Megabytes/s)</th>
<th>Interleaved Bank Bandwidth2 (Megabytes/s)</th>
<th>Sustained Bandwidth2 (Megabytes/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fast-Page Mode</td>
<td>30</td>
<td>110</td>
<td>60</td>
<td>25</td>
<td>200</td>
<td>N/A</td>
<td>139</td>
</tr>
<tr>
<td>CDRAM3</td>
<td>10</td>
<td>70</td>
<td>70</td>
<td>100</td>
<td>800</td>
<td>N/A</td>
<td>320</td>
</tr>
<tr>
<td>EDRAM3</td>
<td>10</td>
<td>75</td>
<td>25</td>
<td>100</td>
<td>800</td>
<td>N/A</td>
<td>582</td>
</tr>
<tr>
<td>EDO</td>
<td>30</td>
<td>90</td>
<td>60</td>
<td>40</td>
<td>320</td>
<td>N/A</td>
<td>194</td>
</tr>
<tr>
<td>Fast EDO</td>
<td>20</td>
<td>60</td>
<td>35</td>
<td>66</td>
<td>533</td>
<td>N/A</td>
<td>305</td>
</tr>
<tr>
<td>Burst EDO</td>
<td>25</td>
<td>90</td>
<td>53</td>
<td>66</td>
<td>533</td>
<td>N/A</td>
<td>237</td>
</tr>
<tr>
<td>SDRAM3</td>
<td>30</td>
<td>70</td>
<td>60</td>
<td>100</td>
<td>800</td>
<td>800</td>
<td>320</td>
</tr>
<tr>
<td>SGRAM</td>
<td>30</td>
<td>90</td>
<td>60</td>
<td>100</td>
<td>800</td>
<td>800</td>
<td>267</td>
</tr>
<tr>
<td>RDRAM4</td>
<td>39</td>
<td>99</td>
<td>73</td>
<td>600</td>
<td>1,200</td>
<td>1,077</td>
<td>285</td>
</tr>
<tr>
<td>MDRAM</td>
<td>24</td>
<td>90</td>
<td>64</td>
<td>200</td>
<td>1,600</td>
<td>1,600</td>
<td>305</td>
</tr>
<tr>
<td>Multibank EDO EDRAM</td>
<td>12</td>
<td>30</td>
<td>25</td>
<td>100</td>
<td>800</td>
<td>N/A</td>
<td>582</td>
</tr>
<tr>
<td>Multibank Burst-EDO EDRAM</td>
<td>12</td>
<td>30</td>
<td>30</td>
<td>100</td>
<td>800</td>
<td>N/A</td>
<td>533</td>
</tr>
<tr>
<td>ESDRAM5</td>
<td>12</td>
<td>12</td>
<td>30</td>
<td>133</td>
<td>1,064</td>
<td>1,064</td>
<td>853</td>
</tr>
</tbody>
</table>

1 Page-miss latency is time to access next random data after data burst.
2 Bandwidth assumes 64-bit memory bus, except for RDRAM.
3 Page-miss latency reduced by hidden precharge.
4 Bandwidth for two parallel Rambus channels.
5 Page-miss latency reduced by hidden precharge and random access.

Source: Electronic Products/ICE, "Memory 1997"
All of the advanced next-generation DRAMs now coming to market are multibank DRAMs. What makes the multibank DRAM from MoSys different from previous DRAM technologies is that it is the first to give full access to any or all of the banks—each bank being a fully independent unit of memory. This gives the MDRAM a degree of memory granularity unmatched by most other DRAM alternatives. Figure 7-39 shows the MDRAM chip organization.

Non-Volatile Ferroelectric DRAM

The non-volatile ferroelectric DRAM (FRAM) cell is comprised of one capacitor and one transistor. The film of the capacitor uses a ferroelectric material, typically a ceramic film of PZT (lead zirconium titanate), to provide non-volatile data storage. The memory cell functions like a DRAM when power is applied, except no refresh is needed. When power is removed, data is retained. Figure 7-40 shows the electrical schematic of a ferroelectric cell and Figure 7-41 shows the hysteresis curve of a ferroelectric capacitor.
FRAMs can operate and program from a single power supply. In addition, ferroelectric materials typically exhibit dielectric constants much larger than that of SiO₂.

Ramtron Corporation first presented the FRAM concept at the 1988 ISSCC. In early 1995, Ramtron announced the immediate availability of eight new FRAMs. These products are all offered in the x8-bit configuration, in 4Kbit, 8Kbit, or 16Kbit densities. Several manufacturers joined Ramtron as partners for developing next-generation FRAMs. The list includes Rohm, Hitachi, Toshiba, Fujitsu and more recently (January 1997), Samsung and SGS-Thomson.
This product is still in the introduction phase of its life cycle. Figure 7-42 shows the advantages of the FRAM over the other types of memories.

In the 1996 ISSCC conference, NEC presented a 3.3V 1Mbit FRAM. The device used an oxide of Strontium-Bismuth-Tantalum (SBT) as capacitor dielectric and had a cell size of 34.72µm². Figure 7-43 summarizes the main characteristics of this device.

FRAM technology is still in the development stages, but is finally emerging after years of R&D and limited production. Most companies are working at the 1Mbit density and plan to move toward development of 16Mbit devices.
The highest FRAM density currently available in the market is a 256Kbit proposed by Hitachi. The dielectric of this FRAM is made of lead zirconium titanate. Hitachi said it expects to produce 1Mbit and 4Mbit FRAM devices between 1998 and 1999.

At the 1996 IEDM conference, Toshiba presented a paper on a Ferroelectric Epitaxial (Ba,Sr) TiO$_3$ (BST) capacitor for deep sub-micron FRAM.

Figure 7-44 samples several DRAM vendors and provides a quick reference of the architectures each supports.

<table>
<thead>
<tr>
<th>Vendor</th>
<th>DRAM Architectures Offered</th>
<th>Rambus Licensee</th>
<th>SyncLink Consortium Member</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fujitsu</td>
<td>SGRAM, SDRAM</td>
<td>—</td>
<td>•</td>
</tr>
<tr>
<td>Hitachi</td>
<td>SGRAM, SDRAM, EDO DRAM</td>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>Hyundai</td>
<td>EDO DRAM</td>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>IBM</td>
<td>SRAM, SDRAM, EDO DRAM</td>
<td>—</td>
<td>•</td>
</tr>
<tr>
<td>LG Semicon</td>
<td>—</td>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>Micron</td>
<td>SGRAM, EDO DRAM</td>
<td>—</td>
<td>•</td>
</tr>
<tr>
<td>Mitsubishi</td>
<td>3-D RAM, cache DRAM, SDRAM, EDO DRAM</td>
<td>—</td>
<td>•</td>
</tr>
<tr>
<td>Mosel-Vitelic</td>
<td>EDO DRAM</td>
<td>—</td>
<td>•</td>
</tr>
<tr>
<td>NEC</td>
<td>SGRAM, SDRAM, Rambus DRAM, EDO DRAM</td>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>Oki</td>
<td>EDO DRAM, VRAM</td>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>Ramtron</td>
<td>Enhanced DRAM</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Silicon Magic</td>
<td>EDO DRAM</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Samsung</td>
<td>SGRAM, SDRAM, Windows RAM, EDO DRAM</td>
<td>•</td>
<td>•</td>
</tr>
<tr>
<td>Texas Instruments</td>
<td>SDRAM, VRAM, EDO DRAM</td>
<td>—</td>
<td>•</td>
</tr>
<tr>
<td>Toshiba</td>
<td>EDO DRAM, SDRAM, Rambus DRAM, VRAM</td>
<td>•</td>
<td>•</td>
</tr>
</tbody>
</table>

Source: Computer Design/ICE, "Memory 1997"

Figure 7-44. DRAM Vendors Support Many Architectures