PATENT COVER GRAPHIC


United States Patent 3,539,876
November 10, 1970

Monolithic Integrated Structure Including Fabrication Thereof
Irving Feinberg
Jack Lee Langdon
Carl Lee Sitler


Filed May 23, 1967
Image of US PATENT 3,539,876

Abstract of the Disclosure

This invention relates generally to monolithic integrated structures including the fabrication thereof and, more particularly, to a monolithic integrated structure that is used to provide a multiplicity of various circuit interconnections so as to permit more than one circuit to be made for each structure. Many logic type integrated structures can be fabricated from a single master slice configuration which contains a number of components in a pattern favorable to the formation of any selected logic circuit from a class of many such circuits. Additionally, fabrication techniques are described for facilitating formation of the integrated chip which include mask alignment techniques, chip testing techniques, chip identification, process step identification, engineering change number identification, etc
Figure descriptions: cover graphic

  • Figure 1 is a flow diagram of the entire fabrication process for making the monolithic integrated structure and interconnecting it to a conductive land pattern formed on a ceramic substrate

 Citations [54]:
  
2,877,544 03/1959 Gammel 3,252,087 05/1966 Parke 3,340,620 09/1967 Meade 3,393,349 07/1968 Huffman 3,393,349 07/1968 Huffman 3,405,224 10/1968 Yawata et al 3,412,460 11/1968 Lin 3,419,765 12/1968 Clark et al 3,419,955 01/1969 Schutze et al 3,430,104 02/1969 Burgess et al 3,445,727 05/1969 Maple 2,884,571 04/1959 Hannahs 3,229,119 01/1966 Bohn et al 3,239,716 03/1966 Shower 3,365,620 01/1968 Butler et al 3,368,113 02/1968 Shaunfield 3,369,159 02/1968 Sihvonen et al
National Museum of American History
HomeSearchChip TalkChip FunPatentsPeoplePicturesCreditsCopyrightComments