PATENT COVER GRAPHIC


United States Patent 4,199,772
April 22, 1980

Semiconductor Memory Device
Kenji Natori
Fujio Masuoka


Filed November 1, 1977
Image of US PATENT 4,199,772

Abstract of the Disclosure

A semiconductor memory device in which a plurality of unit memory cells are formed on a semiconductor substrate; each memory cell comprises a main electrode region provided with either of the source and drain region provided with either of the source and drain sections of an MOS transistor, a gate region and an MOS capacitor region, the main electrode region, gate region, and capacitor region being arranged in the order mentioned; a recess is formed in a semiconductor region including the gate region and part of the MOS capacitor region; the gate region is formed in one selected portion of the recess-defining wall body; and part of the capacitor electrode of the capacitor region extends over another selected portion of the recess-defining wall body.
Figure descriptions: cover graphic

  • a sectional view of the upper part of a unit memory cell according to a first embodiment of this invention which is included in a semiconductor memory device with an electrical insulation layer on the upper part taken off.

 Citations [54]:
  
3,825,925 07/1974 Masouka 3,893,155 07/1975 Ogiue 3,975,221 08/1976 Rodgers 4,003,036 01/1977 Jenne 4,012,757 03/1977 Koo 4,017,883 04/1977 Ho 4,094,175 04/1978 Ouyang
National Museum of American History
HomeSearchChip TalkChip FunPatentsPeoplePicturesCreditsCopyrightComments