PATENT COVER GRAPHIC


United States Patent 4,219,369
August 26, 1980

Method Of Making Semiconductor Integrated Circuit Device
Katsumi Ogiue
Takahisa Nitta
Kazumichi Mitsusada
Masato Iwabuchi
Masanori Odaka


Filed August 4, 1978
Image of US PATENT 4,219,369

Abstract of the Disclosure

The invention relates to a method of making a semiconductor integrated circuit device, and aims at diminishing the size of the isolating region which isolated the adjacent semiconductor elements from each other. The method of the invention has the steps of forming on a substrate a deposition layer of diffused impurities of different conductivity type from that of the substrate, forming a masking film having apertures on the deposition layer, effecting an etching through making use of the masking film as the diffusion mask, so as to etch the portions of the deposition layer and the substrate under the apertures, thereby to form grooves which divide the deposition layer into island-like deposition layer sections, and stretching and diffusing the impurities in each island-like deposition layer section to form a diffusion layer which constitutes a part of a semiconductor element.
Figure descriptions: cover graphic

  • in section steps of a process which is one embodiment of the invention, for making a bipolar type IC.

 Citations [54]:
  
3,342,640 09/1967 Seki et al 3,997,378 12/1976 Kaji et al 3,560,278 02/1971 Sanera 4,008,107 02/1977 Hayasaka et al 3,659,160 04/1972 Sloan et al 4,014,714 03/1977 Murrmann et al 3,755,001 08/1973 Kooi et al 4,042,726 08/1977 Kaji et al 3,901,737 08/1975 Dash 4,047,195 09/1977 Allison 3,928,081 12/1975 Marley et al 4,088,516 05/1978 Kondo et al 3,933,540 01/1976 Kondo et al 4,111,724 09/1978 Ogine et al
National Museum of American History
HomeSearchChip TalkChip FunPatentsPeoplePicturesCreditsCopyrightComments