Construction Analysis

Actel A1440 FPGA

Report Number: SCA 9504-403
# INDEX TO TEXT

<table>
<thead>
<tr>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>MAJOR FINDINGS</td>
<td>1</td>
</tr>
<tr>
<td>TECHNOLOGY DESCRIPTION</td>
<td>2-3</td>
</tr>
<tr>
<td>ANALYSIS RESULTS I</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>4</td>
</tr>
<tr>
<td>ANALYSIS RESULTS II</td>
<td></td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>5-7</td>
</tr>
<tr>
<td>TABLES</td>
<td></td>
</tr>
<tr>
<td>Procedure</td>
<td>8</td>
</tr>
<tr>
<td>Overall Quality Evaluation</td>
<td>9</td>
</tr>
<tr>
<td>Wirebond Strength</td>
<td>10</td>
</tr>
<tr>
<td>Die Materials Analysis (EDX)</td>
<td>10</td>
</tr>
<tr>
<td>Horizontal Dimensions</td>
<td>11</td>
</tr>
<tr>
<td>Vertical Dimensions</td>
<td>12</td>
</tr>
</tbody>
</table>
INTRODUCTION

This report describes a construction analysis of the Actel A1440A Field Programmable Gate Array (FPGA). Two devices packaged in a 160-pin Plastic Quad Flat Pack date coded 9424 were received for the analysis.

MAJOR FINDINGS

Questionable Items:1

- Metal 2 aluminum thinning up to 85 percent at vias2 (Figure 12).

- Metal 1 aluminum thinning up to 95 percent2 at contacts (Figure 18).

Special Features:

- Sub-micron gate lengths (0.75 micron N-channel, 0.8 micron P-channel).

1These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application

2Seriousness depends on design margins.
TECHNOLOGY DESCRIPTION

Assembly:

• The devices were packaged in 160-pin, Plastic Quad Flat Packs (PQFP) with gull-wing leads.

• Die was mounted to the header using silver-filled epoxy.

• Die separation by sawn dicing (full depth).

• Wirebonding by the thermosonic ball bond method using 1.2 mil gold wire.

Die Process:

• Fabrication process: Selective oxidation CMOS process employing twin-wells in a P-epi on a P substrate.

• Final passivation: A layer of silicon-nitride over a layer of glass.

• Metallization: Two levels of metal defined by dry-etch techniques. Both metal layers consisted of silicon-doped aluminum. Metal 2 employed a titanium barrier. Metal 1 employed a titanium-nitride cap and barrier.

• Interlevel dielectric: Interlevel dielectric consisted of several layers of glass and a filler SOG. Via cuts through these layers were defined by a two step etch.

• Intermediate glass: The intermediate glass consisted of a layer of reflow glass probably Borophosphosilicate glass (BPSG) over various densified oxides. Contact cuts were defined by a two step etch (no reflow following contact cuts). A thin layer of nitride was present beneath the reflow glass.

• Polysilicon: Two layers of polysilicon (no silicide) was used. Poly 1 was used to form gates on the die while poly 2 was used exclusively in the cell array where it formed program lines.
TECHNOLOGY DESCRIPTION (continued)

- Diffusions: Standard implanted N+ and P+ diffusions formed the sources/drains of transistors. Oxide sidewall spacers were used to provide the LDD spacing and were left in place. Although the 1280A used lightly doped N+ extensions, no such features were noted on this device.

- Wells: twin-wells in an P-epi.

- Programmable antifuse array: The antifuse array is processed with ACTEL'S PLICE (Programmable Low Impedance Circuit Element) technology. Each antifuse consists of very thin dielectric sandwiched between poly 2 program lines and an N+ program diffusion (as indicated by manufacturer's information). The antifuse is programmed by using a voltage to rupture the thin dielectric.
ANALYSIS RESULTS

**Assembly:**

**Questionable Items:**¹ None

**Special Features:** None

**General Items:**

- Overall package quality: Normal. Device was received decapsulated.

- Wirebonding: Thermosonic ball bond method using 1.2 mil gold wire. Bonds were well formed and placement was good. All bond pull strengths were normal and no bond lifts occurred (see page 10).

- Die attach: Silver-(Ag)-filled epoxy. No problems were found.

- Die dicing: Die separation was by sawing (full depth) and showed normal quality workmanship. No chips or cracks were present at the die surface.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II

Die Process: 

Questionable Items:¹

- Metal 2 aluminum thinning up to 85 percent at vias² (Figure 12).
- Metal 1 aluminum thinning up to 95 percent² at contacts (Figure 18).

Special Features:

- Sub-micron gate lengths (0.75 micron N-channel, 0.8 micron P-channel).

General Items:

- Fabrication process: Selective oxidation CMOS process employing twin-wells in a P-epi on a P substrate. No significant problems were found in the basic process.
- Design implementation: Die layout was clean and efficient. Alignment was good at all levels. Slotted bus lines were used in both metal 2 and metal 1.
- Surface defects: No toolmarks, masking defects, or contamination areas were found.
- Final passivation: A layer of silicon-nitride over a layer of glass. Passivation integrity tests indicated defect-free passivation. Edge seal was also good.
- Metallization: Two levels of metallization. Both levels consisted of silicon-doped aluminum. Metal 2 employed a titanium barrier. Metal 1 employed a titanium-nitride cap and barrier.
- Metal patterning: Both metal layers were defined by a dry etch of good quality.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
²Seriousness depends on design margins.
ANALYSIS RESULTS II (continued)

- Metal defects: No notching or voiding of either metal layer was found. No significant silicon nodules were found following the removal of either metal layer.

- Metal step coverage: **Metal 2 aluminum thinning up to 85 percent was found at vias. Metal 1 aluminum thinned up to 95 percent at some contact edges. Total metal 1 thinning (including cap and barrier) was typically 90 percent.** MIL-STD 883D allows up to 70 percent metal thinning for contacts of this size. Some excessive thinning was due to the rough surface of the metal in contact areas where grooves in the surface created isolated areas of thinning.

- Interlevel dielectric: Interlevel dielectric consisted of several layers of glass with a filler SOG. Contact cuts were defined by a two step etch.

- Intermediate glass: The intermediate glass consisted of a layer of reflow glass, probably borophosphosilicate glass (BPSG) over various densified oxides. A thin layer of nitride was present beneath this layer.

- Polysilicon: Two layers of polysilicon (no silicide) was used. Poly 1 was used to form all gates on the die while poly 2 was used exclusively in the cell array where it formed program lines.

- Isolation: Local oxide (LOCOS). No problems were present at the birdsbeaks or elsewhere. A step was noted between the wells.

- Diffusions: Implanted N+ and P+ diffusions were used for sources and drains. An LDD process was used employing oxide sidewall spacers. The spacers were left in place. Although the 1280A used lightly doped N+ extensions, no such features were noted on this device. No problems were found in any of these areas.

- Wells: Twin-wells appeared to be used in an P-epi. No problems were apparent.

- Buried contacts: No buried contacts were noted.
ANALYSIS RESULTS II (continued)

• Programmable antifuse array: The antifuse array is processed with ACTEL'S PLICE (Programmable Low Impedance Circuit Element) technology. Each antifuse consists of very thin dielectric sandwiched between poly 2 program lines and an N+ program diffusion (as indicated by manufacturer's information). The antifuse is programmed by using a voltage to rupture the thin dielectric.

• Mask count: The device appeared to use 18 masks which is one more than the 1280A.
PROCEDURE

The devices were subjected to the following analysis procedures:

- Internal optical inspection
- SEM inspection of assembly features and passivation
- Wirepull tests
- Passivation integrity test
- Delayer to metal 2 and inspect
- Aluminum removal (metal 2), inspect
- Delayer to metal 1 and inspect
- Aluminum removal (metal 1), inspect
- Delayer to poly/substrate and inspect
- Die sectioning (90° for SEM)*
- Measure horizontal dimensions
- Measure vertical dimensions

*Delineation of cross-sections is by silicon etch unless otherwise indicated.
OVERALL QUALITY EVALUATION: Overall Rating: Normal

DETAIL OF EVALUATION

Package integrity -
Die placement G
Wirebond placement G
Wire spacing G
Wirebond quality G
Die attach quality G
Dicing quality G
Die attach method Silver (Ag) filled epoxy
Dicing method Sawn (full depth)
Wirebond method: Thermosonic ball bonds using 1.2 mil gold wire

Die surface integrity:
  Tool marks (absence) G
  Particles (absence) G
  Contamination (absence) G
  Process defects (absence) G
General workmanship G
Passivation integrity G
Metal definition NP
Metal integrity P
Metal registration N
Contact coverage N
Contact registration G

1 Rough surface in contacts.
2 Aluminum thinning up to 95 percent.

G = Good, P = Poor, N = Normal, NP = Normal/Poor
**WIREBOND STRENGTH**

Wire material: 1.2 mil diameter gold  
Die pad material: aluminum

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td># of wires tested</td>
<td>26</td>
</tr>
<tr>
<td>Bond lifts</td>
<td>0</td>
</tr>
<tr>
<td>Force to break - high</td>
<td>10.5g</td>
</tr>
<tr>
<td>- low</td>
<td>8.0g</td>
</tr>
<tr>
<td>- ave.:</td>
<td>9.1g</td>
</tr>
<tr>
<td>- std. dev.:</td>
<td>0.8</td>
</tr>
</tbody>
</table>

**DIE MATERIAL ANALYSIS (EDX)**

Overlay passivation: Silicon-nitride over a layer of glass.  
Metallization 2: Silicon-doped aluminum with a titanium barrier.  
Interlevel dielectric: Two layers of silicon-dioxide with a filler SOG.  
Metallization 1: Silicon-doped aluminum with a titanium nitride cap and barrier.  
Intermediate glass: A layer of reflow glass over densified oxides.
HORIZONTAL DIMENSIONS

- Die size: 8.9 x 9.0 mm (350 x 355 mils)
- Die area: 80 mm² (124,250 mils²)
- Min pad size: 0.11 x 0.11 mm (4.4 x 4.4 mils)
- Min pad window: 0.09 x 0.09 mm (3.9 x 3.9 mils)
- Min pad space: 0.03 mm (1 mil)
- Min metal 2 width: 1.3 micron
- Min metal 2 space: 1.8 micron
- Min metal 2 pitch: 3.1 microns
- Min metal 1 width: 1.1 micron
- Min metal 1 space: 1.5 micron
- Min metal 1 pitch: 2.6 microns
- Min via: 1.3 micron
- Min contact: 1.2 micron
- Min poly width: 0.75 micron
- Min poly space: 1.0 micron
- Min poly pitch: 1.75 micron
- Min gate length* - (N-channel): 0.75 micron
  - (P-channel): 0.8 micron
- Min transistor pitch: 1.75 micron

*Physical gate length.
## Vertical Dimensions

**Layers:**

<table>
<thead>
<tr>
<th>Layer Description</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>Passivation 2:</td>
<td>0.6 micron</td>
</tr>
<tr>
<td>Passivation 1:</td>
<td>0.3 micron</td>
</tr>
<tr>
<td>Metal 2:</td>
<td></td>
</tr>
<tr>
<td>- aluminum:</td>
<td>1.0 micron</td>
</tr>
<tr>
<td>- barrier:</td>
<td>0.15 micron</td>
</tr>
<tr>
<td>Interlevel dielectric:</td>
<td></td>
</tr>
<tr>
<td>- glass 3:</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>- glass 2:</td>
<td>0.09 micron</td>
</tr>
<tr>
<td>- glass 1:</td>
<td>0.15 micron</td>
</tr>
<tr>
<td>Metal 1 - cap:</td>
<td>0.05 micron (approximate)</td>
</tr>
<tr>
<td>- aluminum:</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>- barrier:</td>
<td>0.1 micron</td>
</tr>
<tr>
<td>Intermediate (reflow) glass:</td>
<td>0.6 micron</td>
</tr>
<tr>
<td>Nitride layer:</td>
<td>0.04 micron (approximate)</td>
</tr>
<tr>
<td>Oxide on poly:</td>
<td>0.07 micron (approximate)</td>
</tr>
<tr>
<td>Poly 2:</td>
<td>0.28 micron</td>
</tr>
<tr>
<td>Poly 1:</td>
<td>0.28 micron</td>
</tr>
<tr>
<td>Local oxide:</td>
<td>0.6 micron</td>
</tr>
<tr>
<td>N+ S/D diffusion:</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>N+ program diffusion:</td>
<td>0.4 micron (approximate)</td>
</tr>
<tr>
<td>P+ S/D diffusion:</td>
<td>0.3 micron</td>
</tr>
<tr>
<td>N- well:</td>
<td>4.5 microns</td>
</tr>
<tr>
<td>Epi:</td>
<td>9.5 microns</td>
</tr>
<tr>
<td>Approximate mask count:</td>
<td>18</td>
</tr>
<tr>
<td>Category</td>
<td>Figures</td>
</tr>
<tr>
<td>--------------------------------</td>
<td>---------------</td>
</tr>
<tr>
<td>PACKAGE ASSEMBLY</td>
<td>1 - 4</td>
</tr>
<tr>
<td>DIE LAYOUT AND IDENTIFICATION</td>
<td>5 - 6a</td>
</tr>
<tr>
<td>PHYSICAL DIE STRUCTURES</td>
<td>7 - 26</td>
</tr>
<tr>
<td>PROCESS DRAWING</td>
<td>27</td>
</tr>
</tbody>
</table>
Figure 1. Cavity photographs of the ACTEL A1440 FPGA.
Figure 2. X-ray views of the decapsulated package. Mag. 3.5x.
Figure 3. SEM view of a typical ball bond. Mag. 880x, 60°.

Figure 4. SEM views of dicing, die attach, and edge seal. 60°.
Figure 5. The ACTEL A1440 FPGA intact circuit die. Mag. 20x.
Figure 6. Markings from the die surface.
Figure 6a. Additional markings from the die surface. Mag. 320x.
Mag. 3900x

Mag. 11,000x

Figure 7. SEM views of overlay passivation coverage. 60°.
Figure 8. SEM section views of general device construction and contact/gate spacings.
Figure 9. SEM section views of metal 2 line profiles.
Figure 10. Topological SEM views of metal 2 patterning. 0°.
Figure 11. SEM views of metal 2 coverage.
Figure 12. SEM section views of a metal 2-to-metal 1 via.

Mag. 17,600x

Mag. 26,000x

Figure 13. SEM view of metal 2 barrier following aluminum 2 removal. 45°.
Figure 14. SEM section views of metal 1 line profiles.
Figure 15. Topological SEM views of metal 1 patterning. 0°.
Figure 16. SEM views of metal 1 coverage. 60°.
metal 1-to-poly 1

metal 1-to-diffusion

Figure 17. SEM views of metal 1 barrier following aluminum 1 removal. 45°.
Figure 18. SEM section views of typical metal contacts. Silicon etch, Mag. 26,000x.
Figure 19. SEM section views of typical metal 1 contacts. Glass etch, Mag. 27,000x.
Figure 20. Topological SEM views of poly 1 patterning. 0°.
Figure 21. SEM views of poly 1 coverage. 60°.
glass etch,  
Mag. 35,000x

Figure 22. SEM section views of typical transistors.
Figure 23. SEM section view illustrating minimum gate spacings. Mag. 13,500x.

Figure 24. SEM section view illustrating minimum poly interconnect spacings. Mag. 17,500x.
Figure 25. Section views of a local oxide birdsbeak and an N-well.
Figure 25a. SEM section views of the well structure.
Mag. 3200x, 60°

Mag. 3000x, 0°

Figure 25b. SEM views of the antifuse structure.
Figure 25c. SEM section views of the antifuse structure.
Figure 26. Optical views of input protection and typical device circuitry.
Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly, Red = Diffusion, and Gray = Substrate

Figure 27. Color cross section drawing illustrating device structure.