Microchip 93LC86
16K Serial EEPROM

Report Number: SCA 9612-515
# INDEX TO TEXT

<table>
<thead>
<tr>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>MAJOR FINDINGS</td>
<td>1</td>
</tr>
<tr>
<td>TECHNOLOGY DESCRIPTION</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>2</td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>3 - 4</td>
</tr>
<tr>
<td>ANALYSIS RESULTS I</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>5</td>
</tr>
<tr>
<td>ANALYSIS RESULTS II</td>
<td></td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>6 - 9</td>
</tr>
<tr>
<td>ANALYSIS PROCEDURE</td>
<td>10</td>
</tr>
<tr>
<td>TABLES</td>
<td></td>
</tr>
<tr>
<td>Overall Evaluation</td>
<td>11</td>
</tr>
<tr>
<td>Package Markings</td>
<td>12</td>
</tr>
<tr>
<td>Wirebond Strength</td>
<td>12</td>
</tr>
<tr>
<td>Package Material Analysis</td>
<td>12</td>
</tr>
<tr>
<td>Die Material Analysis</td>
<td>13</td>
</tr>
<tr>
<td>Horizontal Dimensions</td>
<td>14</td>
</tr>
<tr>
<td>Vertical Dimensions</td>
<td>15</td>
</tr>
<tr>
<td>CATEGORY</td>
<td>Figures</td>
</tr>
<tr>
<td>-------------------------------------------</td>
<td>---------------</td>
</tr>
<tr>
<td>PACKAGE ASSEMBLY</td>
<td>1 - 11</td>
</tr>
<tr>
<td>DIE LAYOUT AND IDENTIFICATION</td>
<td>12 - 13</td>
</tr>
<tr>
<td>PHYSICAL DIE STRUCTURES</td>
<td>14 - 36</td>
</tr>
<tr>
<td>PROGRAMMABLE ARRAY</td>
<td>28 - 32b</td>
</tr>
<tr>
<td>CAPACITORS AND RESISTORS</td>
<td>33 - 34</td>
</tr>
<tr>
<td>I/O LAYOUT AND TYPICAL CIRCUITRY</td>
<td>35</td>
</tr>
<tr>
<td>COLOR PROCESS DRAWING</td>
<td>36</td>
</tr>
</tbody>
</table>
INTRODUCTION

This report describes a construction analysis of the Microchip 93LC86 16K Serial EEPROM. Six devices encapsulated in 8-pin plastic Small Outline IC packages (SOICs) were supplied for the analysis. All devices were date coded 9540.

MAJOR FINDINGS

Questionable Items:¹ None.

Special Features:

- Two poly with tunnel-oxide window cells.
- Active load devices, poly capacitors and diffused resistors.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
TECHNOLOGY DESCRIPTION

Assembly:

- Devices were encapsulated in 8-pin plastic SOICs.
- Copper (Cu) leadframe internally plated with silver (Ag).
- External pins (gull wing) were tinned with tin/lead (SnPb) solder.
- Lead-locking provisions (anchors) at all pins.
- Thermosonic ball bond method employing 0.9 mil O.D. gold wire.
- Sawn dicing (full depth).
- Silver-epoxy die attach.

Die Process

- Fabrication process: Selective oxidation CMOS process employing twin-wells, on an N substrate.
- Overlay passivation: A thin silicon-nitride over a multilayered glass and a densified oxide.
- Metallization: A single metal layer consisted of silicon and copper doped aluminum. No cap or barrier metals were employed.
- Intermediate glass: A single layer of BPSG over grown/densified oxides. The glass was reflowed following the contact cuts.
TECHNOLOGY DESCRIPTION (continued)

- Polysilicon: Two layers of dry-etched polysilicon (no silicide). Poly 2 was used to form word lines and program lines in the cell array and all gates on the die. Poly 1 was used to form the floating gates in the array and to form poly-to-poly capacitors.

- Diffusions: Standard implanted N+ and P+ diffusions formed the sources/drains of transistors. No sidewall spacers were present on the gates and no evidence of LDD structures were found.

- Wells: Twin-wells in an N substrate. No step was noted in the field oxide at well boundaries.

- Memory cells: The memory cell design consisted of a poly 2 word line and program line and a poly 1 floating gate. Metal formed the bit lines. Programming is achieved through an ultra-thin (tunnel) oxide. The interpoly dielectric consisted of oxide-nitride-oxide (ONO).

- Fuses: No redundancy fuses were present.

- Buried contacts: Direct poly-to-diffusion (buried) contacts were not used.
ANALYSIS RESULTS I

Assembly:  

Questionable Items:¹ None.

Special Features: None.

General Items:

• Devices were packaged in 8-pin plastic SOICs with gull wing leads for surface mount applications.

• Overall package quality: Normal. The leadframe was constructed of copper (Cu) and internal portions spot-plated with silver (Ag). Pins were plated externally with tin-lead (SnPb). Small gaps were noted at the lead exits; however, they do not appear to be severe enough to be a concern (Figure 4).

• Die dicing: Die separation was by full-depth sawing and showed normal quality workmanship. No large chips or cracks were noted at die edges.

• Die attach: The die was attached using an adequate amount of silver-epoxy. No significant voids were noted.

• Wirebonding: Thermosonic ball bond method using 0.9 mil O.D. gold wire. Intermetallic formation was complete. No bond lifts occurred and bond pull strengths were good (see page 10). Wire spacing and placement was also good.

• No die coat was employed.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II

Die Process and Design: Figures 12 - 36

Questionable Items: ¹ None.

Special Features:

- Two poly with tunnel-oxide window cells.
- Active load devices, poly capacitors and diffused resistors.

General Items:

- Fabrication process: Selective oxidation CMOS process employing twin-wells in an N substrate.
- Design and layout: Die layout was clean and efficient. Alignment was good at all levels.
- Die surface defects: None. No contamination, toolmarks or processing defects were noted.
- Overlay passivation: A thin layer of silicon-nitride over a multilayered glass and undoped oxide. The silicon-nitride layer thinned on the sidewalls (Figure 16); however, overlay integrity tests indicated defect-free passivation. Edge seal was good.
- Metallization: The single metal layer consisted of silicon and copper doped aluminum. No cap or barrier metals were employed. A thin layer appeared to be present on top and under the metal layer. After extensive WDX and EDX analysis

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II (continued)

it appears to be a non-typical material that resulted from the production process. No problems are foreseen.

• Metal patterning: The metal layer was defined by a dry etch of good quality. No problems were noted.

• Metal defects: No voiding, notching, or neckdown of the metal layers was found. Silicon nodules occupied up to 50 percent of the metal line widths. Silicon nodules > 50 percent of the line widths can cause an unacceptable increase in the aluminum’s susceptibility to electromigration, but this is entirely dependent on the design specifications.

• Aluminum thinned up to 75 percent at some contact edges (Figure 21). MIL-STD-883D states up to 70 percent thinning is allowable for contacts of this size.

• Contacts: Metal contact cuts appeared to be defined by a wet-etch, followed by a glass reflow. All contacts were completely surrounded by metal.

• Pre-metal dielectric: A layer of BPSG over grown oxides. This layer was well reflowed following contact cuts and no problems were found.

• Sidewall spacers: Oxide sidewall spacers were not used. The reflow glass deposited after S/D implant did not completely fill the corners left by the outside edges of the poly oxide, leaving what we term “worm holes”. The effects on product performance or reliability are unknown.

• Polysilicon: Two levels of polysilicon. Poly 2 formed all gates on the die, the program lines and word lines (select gates) in the array. Poly 1 formed the floating gates in the array and to form poly-to-poly capacitors. Definition was by a dry etch of good quality. As noted previously, poly-to-poly capacitors were used, and active loads (fairly unusual in modern technology) were also employed.
ANALYSIS RESULTS II (continued)

- Isolation: Local oxide (LOCOS). No problems were present at the birdsbeak or elsewhere.

- Diffusions: Standard implanted N+ and P+ diffusions were used for sources and drains. No problems were found. As mentioned, no evidence of any LDD structure was present and sidewall spacers were not used on the poly gates.

- Wells: Twin-wells were used. No step was noted in the field oxide at well boundaries. Definition was normal.

- Buried contacts: Direct poly-to-diffusion (buried) contacts were not used.

- Memory cells: The memory cell design consisted of a poly 2 word line (select gate) and program line and a poly 1 floating gate. Programming is achieved through an ultra thin (tunnel) oxide window. The interpoly dielectric consisted of oxide-nitride-oxide (ONO). Metal formed the bit lines. The cell size is 5.5 x 11 microns (60.5 microns$^2$).

- Fuses: No fuses were used.

Special Items:

- ESD sensitivity: ESD tests were performed on samples 1 and 2 and revealed that all pins tested passed pulses of up to $\pm4000\text{V}$.

- Latch up: Latch-up tests were performed on samples 3 and 4. Pins were tested at $\pm200\text{ mA}$ per the JEDEC Standard No.17 and revealed that no pin latched up on either sample.
PROCEDURE

The devices were subjected to the following analysis procedures:

- External inspection
- ESD sensitivity test
- Latch-up sensitivity test
- X-ray
- Package section
- Decapsulation
- Internal optical inspection
- SEM inspection of assembly features and passivation
- Passivation integrity test
- Wirepull test
- Passivation removal
- SEM inspection of metal
- Metal removal and inspect silicon nodules and contacts
- Delayer to poly and inspect poly structures and die surface
- Die sectioning (90° for SEM)*
- Measure horizontal dimensions
- Measure vertical dimensions
- Die material analysis

*Delineation of cross-sections is by silicon etch unless otherwise indicated.
OVERALL QUALITY EVALUATION: Overall Rating: Normal

DETAIL OF EVALUATION

Package integrity         N (small gaps at lead exits)
Package markings          G
Die placement             G
Die attach quality        N
Wire spacing              G
Wirebond placement        G
Wirebond quality          G
Dicing quality            G
Wirebond method           Thermosonic ball bonds using 0.9 mil gold wire.
Die attach method         Silver-epoxy
Dicing method:            Sawn (full depth)

Die surface integrity:
  Tool marks (absence):  G
  Particles (absence):   G
  Contamination (absence):  G
  Process defects (absence):  G
General workmanship       G
Passivation integrity     G
Metal definition          G
Metal integrity           NP¹
Contact coverage          G
Contact registration      G
Contact defects           G

¹Silicon nodules occupied up to 50 percent of metal line widths.

G = Good, P = Poor, N = Normal, NP = Normal/Poor
PACKAGE MARKINGS

<table>
<thead>
<tr>
<th>Top</th>
<th>Bottom</th>
</tr>
</thead>
<tbody>
<tr>
<td>93LC86</td>
<td>9540</td>
</tr>
<tr>
<td>(Logo) I/SN</td>
<td>CAW</td>
</tr>
</tbody>
</table>

WIREBOND STRENGTH

Wire material: 0.9 mil diameter gold
Die pad material: aluminum
Material at package post: silver

Sample # 5

# of wires tested: 8
Bond lifts: 0
Force to break - high: 14.0g
- low: 8.0g
- avg.: 10.5g
- std. dev.: 1.9
DIE MATERIAL ANALYSIS

Passivation:* A layer of silicon-nitride over a multilayered glass and an undoped oxide.

Metal: Aluminum doped with silicon and copper.*

Intermediate oxide:* Borophosphosilicate glass (BPSG) containing 3.2 wt. percent boron and 5.7 wt. percent phosphorus.

*There is no known method for determining the exact amount of silicon or copper in the aluminum of a finished die.

PACKAGE MATERIAL ANALYSIS

Leadframe: Copper (Cu)
Internal plating: Silver (Ag)
External plating: Tin-lead (SnPb)
Die attach: Silver-epoxy (Ag)
## Horizontal Dimensions

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>1.9 x 3.2 mm (75 x 125 mils)</td>
</tr>
<tr>
<td>Die area</td>
<td>6.0 mm² (9,375 mils²)</td>
</tr>
<tr>
<td>Min pad size</td>
<td>0.1 x 0.1 mm (4.2 x 4.2 mils)</td>
</tr>
<tr>
<td>Min pad window</td>
<td>0.09 x 0.09 mm (3.6 x 3.6 mils)</td>
</tr>
<tr>
<td>Min pad space</td>
<td>0.1 mm (3.7 mils)</td>
</tr>
<tr>
<td>Min pad-to-metal</td>
<td>17.5 microns</td>
</tr>
<tr>
<td>Min metal width</td>
<td>1.9 micron</td>
</tr>
<tr>
<td>Min metal space</td>
<td>1.3 micron</td>
</tr>
<tr>
<td>Min metal pitch</td>
<td>3.2 microns</td>
</tr>
<tr>
<td>Min contact</td>
<td>1.6 micron (round)</td>
</tr>
<tr>
<td>Min contact space (arrays)</td>
<td>2.2 microns</td>
</tr>
<tr>
<td>Min poly 2 width</td>
<td>2.0 microns</td>
</tr>
<tr>
<td>Min poly 2 space</td>
<td>1.3 micron</td>
</tr>
<tr>
<td>Min poly 1 width</td>
<td>3.3 microns</td>
</tr>
<tr>
<td>Min poly 1 space</td>
<td>1.5 micron</td>
</tr>
<tr>
<td>Min gate length - (N-channel):</td>
<td>2.0 microns</td>
</tr>
<tr>
<td>- (P-channel):</td>
<td>2.8 microns</td>
</tr>
<tr>
<td>Cell size</td>
<td>60.5 microns²</td>
</tr>
<tr>
<td>Cell pitch</td>
<td>5.5 x 11 microns</td>
</tr>
</tbody>
</table>
### VERTICAL DIMENSIONS

Die thickness: 0.4 mm (15 mils)

**Layers**

<table>
<thead>
<tr>
<th>Layer</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>Passivation</td>
<td>0.8 micron</td>
</tr>
<tr>
<td>Metallization</td>
<td>1.0 micron</td>
</tr>
<tr>
<td>Pre-metal glass</td>
<td>1.5 micron</td>
</tr>
<tr>
<td>Oxide on poly 2</td>
<td>0.15 micron</td>
</tr>
<tr>
<td>Poly 2</td>
<td>0.4 micron</td>
</tr>
<tr>
<td>Poly 1</td>
<td>0.35 micron</td>
</tr>
<tr>
<td>Local oxide</td>
<td>1.0 micron</td>
</tr>
<tr>
<td>N+ S/D diffusion</td>
<td>0.3 micron</td>
</tr>
<tr>
<td>P+ S/D diffusion</td>
<td>0.35 micron</td>
</tr>
<tr>
<td>N-well</td>
<td>2.0 microns</td>
</tr>
<tr>
<td>P-well</td>
<td>2.5 microns</td>
</tr>
</tbody>
</table>
Figure 1. Package photographs and pinout of Microchip 93LC86 16K Serial EEPROM. Mag. 10x.
Figure 2. X-ray views of the Microchip 93LC86 16K Serial EEPROM. Mag 10x.
Figure 3. Optical section view of general package construction. Mag. 30x.
Figure 4. Section views illustrating lead formation and lead exit.
Figure 5. Section views illustrating general construction.
Figure 6. SEM views illustrating dicing and edge seal. 60°
Figure 7. SEM section views of edge seal.
Figure 8. Optical section view of a ball bond. Mag 800x.

Figure 9. SEM views of typical wirebonds. Mag. 700x, 60°.
Figure 10. SEM view of a bond pad. Mag. 3000x, 60°.

Figure 11. SEM section views illustrating a bond pad. Mag. 3250x, 6500x.
Figure 12. Whole die photograph of the Microchip 93LC86 16K Serial EEPROM. Mag. 64x.
Figure 13. Optical views of die identification markings.
Figure 14. SEM views of passivation. 60°.
Figure 15. SEM section views illustrating general structure.
Figure 16. SEM section views of metal line profiles.
Figure 17. Topological SEM views of metal patterning. Mag. 24,000x, 0°.
Figure 18. Topological SEM views of silicon nodules. 0°.

Mag. 12,500x

Mag. 25,000x
Figure 19. SEM views of metal step coverage. 60°.
Figure 20. SEM view illustrating a contact cut. Mag. 24,000x.

Figure 21. SEM section views illustrating a metal-to-poly 2 contact. Mag. 13,000x. Mag. 26,000x.
Figure 22. SEM section views illustrating metal-to-diffusion contacts.

N+ diffusion, Mag. 13,000x

N+ diffusion, Mag. 26,000x

P+ diffusion, Mag. 26,000x
Mag. 6500x

Mag. 13,000x

Figure 23. SEM section views illustrating poly 2 spacing.
Figure 24. Topological SEM views illustrating poly 2 patterning. 0°.
Figure 25. SEM views illustrating poly 2 step coverage. 60°.
Figure 26. SEM section views illustrating typical gate structure.
Figure 27. Section views illustrating well structure, field oxide isolation and a typical birdsbeak.
Figure 28. SEM views illustrating EEPROM cell array. Mag. 1600x, 60°.
Figure 29. SEM views illustrating EEPROM cell array. Mag. 6500x, 60°.
Figure 29a. Additional SEM views illustrating EEPROM cell array. 60°.

Mag. 6500x

Mag. 13,000x
Figure 30. Topological SEM views illustrating EEPROM cell array. Mag. 1600x, 0°.
Figure 31. Topological SEM views illustrating EEPROM cell array and schematic. Mag. 6500x.
Figure 32. SEM section views illustrating EEPROM cell.
Figure 32a. SEM section views illustrating a EEPROM cell. Glass etch.
Figure 32b. Additional SEM section views illustrating a EEPROM cell. Glass etch.
Figure 33. Optical views of capacitors and resistors.
Figure 34. SEM section views illustrating a poly-to-poly capacitor.
Figure 35. Optical views of an input structure and typical circuitry.
Figure 36. Color cross section drawing illustrating device structure.

Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly,
Red = Diffusion, and Gray = Substrate