Construction Analysis

Dallas Semiconductor DS80C320 Microcontroller

Report Number: SCA 9702-525
## INDEX TO TEXT

<table>
<thead>
<tr>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>MAJOR FINDINGS</td>
<td>1</td>
</tr>
<tr>
<td>TECHNOLOGY DESCRIPTION</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>2</td>
</tr>
<tr>
<td>Die Process</td>
<td>2 - 3</td>
</tr>
<tr>
<td>ANALYSIS RESULTS I</td>
<td></td>
</tr>
<tr>
<td>Package and Assembly</td>
<td>4</td>
</tr>
<tr>
<td>ANALYSIS RESULTS II</td>
<td></td>
</tr>
<tr>
<td>Die Process</td>
<td>5 - 7</td>
</tr>
<tr>
<td>ANALYSIS PROCEDURE</td>
<td>8</td>
</tr>
<tr>
<td>TABLES</td>
<td></td>
</tr>
<tr>
<td>Overall Quality Evaluation</td>
<td>9</td>
</tr>
<tr>
<td>Package Markings</td>
<td>10</td>
</tr>
<tr>
<td>Wirebond Strength</td>
<td>10</td>
</tr>
<tr>
<td>Die Material Analysis (EDX and WDX)</td>
<td>10</td>
</tr>
<tr>
<td>Horizontal Dimensions</td>
<td>11</td>
</tr>
<tr>
<td>Vertical Dimensions</td>
<td>11</td>
</tr>
</tbody>
</table>
INTRODUCTION

This report describes a construction analysis of the Dallas Semiconductor DS80C320 Microcontroller. Five devices packaged in 44-pin Plastic Leaded Chip Carriers (PLCCs) were received for the analysis. Devices were date coded 9638.

MAJOR FINDINGS

Questionable Items:¹

- Metal thinned up to 85 percent² at some contact edges (Figure 17). No cap or barrier metals were used and this amount of thinning of metal that is only of 0.45 microns nominal thickness should be discussed with the manufacturer.

Special Features:

- An SRAM array and a MROM array were employed on the device.

- Somewhat unusual CMOS process having no reflow glass (uses SOG), and relatively deep S/D diffusions and active loads.

- Large polycide interconnect areas.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.

²Seriousness depends on design margins.
TECHNOLOGY DESCRIPTION

Assembly:

- Devices were packaged in 44-pin plastic leaded (PLCC) chip carriers.

- The die was mounted to the paddle using a silver epoxy die attach.

- Die separation was by sawing.

- Wirebonding was by the thermosonic ball bond method using 1.1 mil O.D. gold wire.

- Lead-locking provisions (anchors and holes) at all pins.

Die Process:

- Devices were fabricated using a selective oxidation, twin-well CMOS process in a P substrate. No epi was used.

- No die coat was present.

- Passivation consisted of a layer of nitride over a thick layer of silicon-dioxide.

- Metallization consisted of a single layer of dry-etched metal. The metal layer consisted of aluminum and did not use a cap or barrier. Standard contacts were used (no plugs).

- Pre-metal dielectric consisted of a layer of phosphosilicate glass (PSG) over densified oxides and covered with a layer of SOG. The glass was not reflowed.
TECHNOLOGY DESCRIPTION (continued)

- A single layer of polycide was used (tungsten-silicide). It was used to form all gates on the die and the word lines in both memory arrays. It was also used as a layer of interconnect. Direct poly-to-diffusion (buried) contacts were not used. Definition of the poly was by a normal dry etch.

- Fairly deep implanted N+ and P+ diffusions formed the sources/drains of the CMOS transistors. Oxide sidewall spacers on the gates were left in place.

- Local oxide (LOCOS) isolation. A slight step was present in the oxide at the edge of the well boundaries indicating a twin-well process was used.

- SRAM array: A 6T SRAM cell design. Metal was used to form the bit lines. Poly was used to form the word/select lines, storage gates and pull-up devices. Long active P-channel loads were employed.

- MROM arrays: Metal formed the bit lines and poly formed the word lines. The array was programmed at the field oxide (diffusion) level (see Figures 29 and 30).

- Redundancy fuses were not present.
ANALYSIS RESULTS I

Package and Assembly:  

Figures 1 - 9

Questionable Items:¹ None.

Special Features:  None.

General Items:

• Devices were packaged in 44-pin plastic leaded (PLCC) chip carriers.

• Overall package quality: Good. No significant defects were noted on the external or internal portions of the package. No cracks or voids were noted in the plastic.

• Leadframe: The leadframe was constructed of copper. External tinning consisted of tin-lead (SnPb) while internal plating consisted of silver (Ag). No gaps were noted at lead exits.

• Die dicing: Die separation was by sawing of normal quality. No large cracks or chips were present.

• Die attach: A silver epoxy of normal quality was used to attach the die to the header. No significant voids were noted in the die attach.

• Wirebonding was by the thermosonic ball bond method using 1.1 mil O.D. gold wire. Bonds were well formed and placement was good. Wirepull strengths were normal with no bond lifts (see page 10).

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II

Die Process:  

Questionable Items:¹ None.

Special Features:

• An SRAM array and a MROM array were employed on the device.

• Somewhat unusual CMOS process having no reflow glass (uses SOG), and relatively deep S/D diffusions and active loads.

• Large polycide interconnect areas.

General Items:

• Fabrication process: Devices were fabricated using a selective oxidation, twin-well CMOS process in a P substrate. No epi was used.

• Design implementation: Die layout was clean and efficient. Alignment was good at all levels. No damage or contamination was found.

• Die coat: No die coat was present.

• Overlay passivation: A layer of nitride over a layer of silicon-dioxide. Overlay integrity test indicated defect-free passivation. Edge seal was good as it extended into the scribe lane to seal the metallization.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.

²Seriousness depends on design margins.
ANALYSIS RESULTS II (continued)

- Metallization: A single layer of metal consisting of aluminum. No cap or barrier metals was used.

- Metal patterning: The metal layer was patterned by a dry etch of normal quality. All contacts were completely surrounded by aluminum.

- Metal defects: No voiding, notching, or neckdown was noted in the metal layer. No silicon nodules were noted following the removal of the aluminum layer.

- Metal step coverage: **Worst case aluminum thinning was 85 percent at contact edges.** MIL-STD allows up to 70 percent metal thinning for contacts of this size, but in this case the metal already seems to be unusually thin normally, and no cap or barriers are present. Typical aluminum thinning was 60 percent.

- Pre-metal dielectric: A layer of SOG over a layer of phosphosilicate glass over densified oxides was used under the metal. No reflow was performed. This is a somewhat unusual structure but no problems were found.

- Contact defects: None. No significant over-etching of the contacts was noted and no pitting or silicon mound growth was present.

- Polysilicon: A single layer of polycide (tungsten-silicide) was used to form all gates on the die and for interconnect (crossunders). Slots were noted within some of the large poly crossunders (Figures 32a and 32b). Direct poly-to-diffusion (buried) contacts were not used. Poly “links” are inactive and appear to have been a mask modification (Figure 21). Definition was by a dry etch of normal quality.

- Diffusions: Fairly deep implanted N+ and P+ diffusions formed the sources/drains of the CMOS transistors. Oxide sidewall spacers were used at all gates and left in place. No silicide was present on the diffusions.
ANALYSIS RESULTS II (continued)

- Local oxide (LOCOS) isolation was used. No problems were noted. The slight step present in the oxide at the well boundary indicates a twin-well process was employed.

- SRAM array: Two blocks of SRAM memory were present. A 6T SRAM cell design was employed. Metal was used to form the bit lines. Poly was used to form the word/select lines, storage gate and pull-up devices. Cell pitch was relatively large 12.2 x 22.8 microns.

- MROM array: Two separated blocks of MROM arrays were present on the device. Metal formed the bit lines and poly formed the word lines. No problems of any sort were noted in the SRAM nor MROM arrays. Both arrays were programmed at the field oxide (diffusion) level (see Figures 29 and 30).

- Special items: ESD tests were performed on Sample 4 and revealed that all pins passed pulses of +4000V.

  - Latch-up tests were performed on Sample 5 and revealed that no pin latched-up.
The devices were subjected to the following analysis procedures:

- External inspection
- ESD and Latch-up tests
- X-ray
- Package section
- Decapsulate
- Internal optical inspection
- SEM of passivation and assembly features
- Passivation integrity test
- Wirepull test
- Passivation removal
- SEM inspection of metal
- Metal removal
- Delayer to silicon and inspect poly/die surface
- Die sectioning (90° for SEM)*
- Die material analysis
- Measure horizontal dimensions
- Measure vertical dimensions

*Delineation of cross-sections is by silicon etch unless otherwise indicated.
**OVERALL QUALITY EVALUATION:** Overall Rating: Normal to Poor*

**DETAIL OF EVALUATION**

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Package integrity</td>
<td>N</td>
</tr>
<tr>
<td>Package markings</td>
<td>N</td>
</tr>
<tr>
<td>Die placement</td>
<td>N</td>
</tr>
<tr>
<td>Wirebond placement</td>
<td>N</td>
</tr>
<tr>
<td>Wire spacing</td>
<td>N</td>
</tr>
<tr>
<td>Wirebond quality</td>
<td>N</td>
</tr>
<tr>
<td>Die attach quality</td>
<td>N</td>
</tr>
<tr>
<td>Dicing quality</td>
<td>N</td>
</tr>
<tr>
<td>Die attach method</td>
<td>Silver epoxy</td>
</tr>
<tr>
<td>Dicing method</td>
<td>Sawn</td>
</tr>
<tr>
<td>Wirebond method</td>
<td>Thermosonic ball bonds using 1.1 mil gold wire.</td>
</tr>
</tbody>
</table>

Die surface integrity:

<table>
<thead>
<tr>
<th>Item</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Toolmarks (absence)</td>
<td>G</td>
</tr>
<tr>
<td>Particles (absence)</td>
<td>G</td>
</tr>
<tr>
<td>Contamination (absence)</td>
<td>G</td>
</tr>
<tr>
<td>Process defects (absence)</td>
<td>G</td>
</tr>
<tr>
<td>General workmanship</td>
<td>N</td>
</tr>
<tr>
<td>Passivation integrity</td>
<td>G</td>
</tr>
<tr>
<td>Metal definition</td>
<td>N</td>
</tr>
<tr>
<td>Metal integrity</td>
<td>NP*</td>
</tr>
<tr>
<td>Contact coverage</td>
<td>G</td>
</tr>
<tr>
<td>Contact registration</td>
<td>G</td>
</tr>
</tbody>
</table>

*Metal thinning up to 85 percent on metal that is only 0.45 micron thick.

*G = Good, P = Poor, N = Normal, NP = Normal/Poor*
**PACKAGE MARKINGS (TOP)**

DALLAS  
DS80C320  
9638B3-QCG

**(BOTTOM)**

KOREA  
478AA

**WIREBOND STRENGTH**

Wire material: 1.1 mil O.D. gold  
Die pad material: aluminum

**Sample #**  
1

# of wires pulled: 15  
Bond lifts: 0  
Force to break - high: 17g  
- low: 15g  
- avg.: 15.8g  
- std. dev.: 0.9

**DIE MATERIAL ANALYSIS (EDX and WDX)**

Overlay passivation:† A layer of nitride over a layer of silicon-dioxide.  
Metallization: Aluminum (Al).  
Pre-metal dielectric:† A phosphosilicate glass (PSG) containing 3.6 wt. % phosphorus. No boron was detected. Topped with a layer of SOG.  
Polycide: Tungsten (W) silicide.  
†WDX analysis.
## HORIZONTAL DIMENSIONS

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>4.8 x 4.8 mm (191 x 191 mils)</td>
</tr>
<tr>
<td>Die area</td>
<td>23 mm² (36,481 mils²)</td>
</tr>
<tr>
<td>Min pad size</td>
<td>0.08 x 0.08 mm (3.3 x 3.3 mils)</td>
</tr>
<tr>
<td>Min pad window</td>
<td>0.07 x 0.07 mm (2.7 x 2.7 mils)</td>
</tr>
<tr>
<td>Min pad space</td>
<td>0.15 mm (5.8 mils)</td>
</tr>
<tr>
<td>Min metal width</td>
<td>0.85 micron</td>
</tr>
<tr>
<td>Min metal space</td>
<td>1.3 micron</td>
</tr>
<tr>
<td>Min metal pitch</td>
<td>2.15 microns</td>
</tr>
<tr>
<td>Min contact</td>
<td>1.0 micron</td>
</tr>
<tr>
<td>Min poly width</td>
<td>0.85 micron</td>
</tr>
<tr>
<td>Min poly space</td>
<td>1.0 micron</td>
</tr>
<tr>
<td>Min gate length - (N-channel):*</td>
<td>0.85 micron</td>
</tr>
<tr>
<td>- (P-channel):</td>
<td>0.85 micron</td>
</tr>
<tr>
<td>SRAM cell size</td>
<td>278 microns²</td>
</tr>
<tr>
<td>SRAM cell pitch</td>
<td>12.2 x 22.8 microns</td>
</tr>
<tr>
<td>MROM cell size</td>
<td>14 microns</td>
</tr>
<tr>
<td>MROM cell pitch</td>
<td>3.5 x 4 microns</td>
</tr>
</tbody>
</table>

## VERTICAL DIMENSIONS

<table>
<thead>
<tr>
<th>Layer</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die thickness</td>
<td>0.45 mm (17.8 mils)</td>
</tr>
</tbody>
</table>

### Layers:

<table>
<thead>
<tr>
<th>Layer</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>Passivation 2:</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>Passivation 1:</td>
<td>1 micron</td>
</tr>
<tr>
<td>Metal:</td>
<td>0.45 micron</td>
</tr>
<tr>
<td>Pre-metal dielectric:</td>
<td>0.5 micron (avg.)</td>
</tr>
<tr>
<td>Oxide on poly:</td>
<td>0.15 micron</td>
</tr>
<tr>
<td>Poly:</td>
<td>0.4 micron</td>
</tr>
<tr>
<td>Local oxide:</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>N+ S/D:</td>
<td>0.35 micron</td>
</tr>
<tr>
<td>P + S/D:</td>
<td>0.3 micron</td>
</tr>
<tr>
<td>N-well:</td>
<td>5 microns</td>
</tr>
<tr>
<td>P-well:</td>
<td>5 microns</td>
</tr>
</tbody>
</table>

*Physical gate length.*
INDEX TO FIGURES

PACKAGING AND ASSEMBLY Figures 1 - 9
DIE LAYOUT AND IDENTIFICATION Figures 10 - 11a
PHYSICAL DIE STRUCTURES Figures 12 - 32b
COLOR DRAWING OF DIE STRUCTURE Figure 24
SRAM MEMORY CELLS Figures 25 - 28
MROM MEMORY CELLS Figures 29 - 30
INPUT PROTECTION CIRCUIT Figure 31
GENERAL CIRCUIT LAYOUT Figure 32
POLY DESIGN FEATURES Figures 32a and 32b
Figure 1. Package photographs and pinout of the Dallas Semiconductor DS80C320.
Mag. 3x.
Figure 2. X-ray views of the package. Mag. 3x.
Figure 3. Package section views illustrating general package construction. Mag. 13x.
Figure 4. Optical and SEM views of lead forming and lead plating.
Mag. 65x

Figure 5. Optical package section views of die dicing and die attach.
Figure 6. SEM views of dicing and die edge seal. 60°.
Figure 7. SEM views of the edge seal.
Figure 8. Optical section view of a typical ball bond. Mag. 800x.

Figure 9. SEM views of typical wirebonds. 60°.
Figure 10. Whole die photograph of the Dallas Semiconductor DS80C320. Mag. 32x.
Figure 11. Identification markings from the die surface.
Figure 11a. Additional die markings from the surface.
Figure 12. SEM section views illustrating general device structure.
Figure 13. SEM views of overlay passivation coverage. 60°.
Figure 14. SEM section views of metal line profiles.

Mag. 26,000x

Mag. 40,000x
Figure 15. Topological SEM views illustrating metal patterning, 0°.
Figure 16. Perspective SEM views illustrating metal coverage. 60°.
Figure 17. SEM section views of metal contacts.

- metal-to-P+, Mag. 28,000x
- metal-to-N+, Mag. 30,000x
- metal-to-poly, Mag. 26,000x
Figure 18. Topological SEM views illustrating poly patterning. 0°.
Figure 19. SEM views illustrating poly coverage. 60°.
Figure 20. SEM section views illustrating typical gates.

- **P-channel,**
  - Mag. 26,000x

- **N-channel,**
  - Mag. 26,000x

- **Glass etch,**
  - Mag. 40,000x
Figure 21 Topological SEM views of poly “links”. 0°.
Figure 22. SEM section view of a local oxide birdsbeak. Mag. 40,000x.

Figure 23. SEM and optical views illustrating the well structure.
Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly, Red = Diffusion, and Gray = Substrate

Figure 24. Color cross section drawing illustrating device structure.
Figure 25. Topological SEM views of the SRAM array. Mag. 1600x, 0°.
Figure 26. Perspective SEM views of the SRAM array. Mag. 2000x, 60°.
Figure 27. Detailed SEM views of the SRAM array. Mag. 4000x, 60°.
Figure 28. Topological SEM views of an SRAM cell along with the schematic. Mag. 4000x, 0°.
Figure 29. Topological SEM views of an MROM array on the DS80C320. Mag. 5000x, 0°.
Figure 30. Perspective SEM views of the MROM array. Mag. 6000x, 60°.
Figure 31. Optical views of input protection. Mag. 320x.
Figure 32. Optical views of typical circuit layout. Mag. 500x.
Figure 32a. Optical views of poly interconnect.
Figure 32b. Perspective SEM views of poly interconnect. 60°.