Construction Analysis

DEC SA-110S StrongARM
32-Bit Microprocessor

Report Number: SCA 9704-535
## INDEX TO TEXT

<table>
<thead>
<tr>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>MAJOR FINDINGS</td>
<td>1</td>
</tr>
<tr>
<td><strong>TECHNOLOGY DESCRIPTION</strong></td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>2</td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>2 - 3</td>
</tr>
<tr>
<td><strong>ANALYSIS RESULTS I</strong></td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>4</td>
</tr>
<tr>
<td><strong>ANALYSIS RESULTS II</strong></td>
<td></td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>5 - 7</td>
</tr>
<tr>
<td><strong>ANALYSIS PROCEDURE</strong></td>
<td>8</td>
</tr>
<tr>
<td><strong>TABLES</strong></td>
<td></td>
</tr>
<tr>
<td>Overall Evaluation</td>
<td>9</td>
</tr>
<tr>
<td>Package Markings</td>
<td>10</td>
</tr>
<tr>
<td>Wirepull Results</td>
<td>10</td>
</tr>
<tr>
<td>Die Material Analysis</td>
<td>10</td>
</tr>
<tr>
<td>Horizontal Dimensions</td>
<td>11</td>
</tr>
<tr>
<td>Vertical Dimensions</td>
<td>12</td>
</tr>
</tbody>
</table>
INTRODUCTION

This report describes a construction analysis of the DEC SA-110S, 32-bit RISC Microprocessor (200 MHz). Two decapped devices were received independently and three devices, packaged in 144-pin Thin Quad Flat Packs (TQFP), were received from DEC for the analysis. The packaged devices were date coded 9701.

MAJOR FINDINGS

Questionable Items:¹ None.

Special Features:

• Three level metal with tungsten plugs.

• Apparent CMP planarization.

• Sub-micron gate lengths (0.25 micron).

• Cobalt salicided diffusion structures.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
TECHNOLOGY DESCRIPTION

**Assembly:**

- The devices were packaged in 144-pin Thin Quad Flat Packs (TQFP).
- Lead-locking provisions (anchors) at all pins. Lead-locking holes at paddle tie bars.
- Pins 53 and 134 - 137 were not connected.
- Wirebonding method: A thermosonic ball bond technique employing 1.3 mil gold wire was used.
- Dicing: Sawn (full depth) dicing.
- Die attach: A silver epoxy compound.

**Die Process**

- Fabrication process: Selective oxidation CMOS process employing N-wells in a P-epi on a P substrate.
- Die coat: No die coat was used on the device.
- Final passivation: A layer of nitride over a layer of silicon-dioxide.
- Metallization: Three levels of metal defined by standard dry-etch techniques. All levels consisted of aluminum with titanium-nitride caps. Tungsten plugs (stacked when needed) were used as the vertical interconnect under all metals. All plugs appeared to have been lined with titanium-nitride.
- Intermetal dielectrics: Both intermetal dielectrics consisted of the same oxide structure. A layer of glass was deposited and subjected to an etchback. This was
then followed by a relatively thick layer of glass which was apparently subjected to CMP and followed by another layer of glass. No SOG layers were used.

- Pre-metal dielectric: The dielectric consisted of a thick layer of glass (apparently subjected to CMP) over a thin doped layer of glass and densified oxides.

- Polysilicon: A single layer of dry-etched polycide (poly and cobalt-silicide) was used. This layer was used to form all gates on the die and word lines in the array.

- Diffusions: Implanted N+ and P+ diffusions formed the sources/drains of transistors. Cobalt silicide was present on all diffusions. Nitride sidewall spacers were used to provide the LDD spacing.

- Wells: N-wells in a P-epi on a P substrate.

- Memory cells: Data and instruction cache memory (16KB each) cell arrays were employed. The memory cells used a 6T CMOS SRAM cell design. Metal 3 was not used directly in the cells. Metal 2 formed the bit lines using metal 1 links. Metal 1 was used as cell interconnect and to distribute GND and Vcc. Polycide formed the word lines, select and storage gates.

- Design features: Slotted Metal 3 bus lines were employed for stress relief. Beveled corners were also used for stress relief. Bond pad structures employed all metal levels with multiple vias. No anti-dishing structures were present.
ANALYSIS RESULTS I

Assembly:  Figures 1 - 6

Questionable Items:¹ None.

Special Features: None.

General Items:

• Overall package: The device was packaged in a 144-pin Thin Quad Flat Pack. Die/paddle fit was good.

• Wirebonding method: A thermosonic ball bond technique employing 1.3 mil gold wire was used. Wire clearance was normal. All bonds were well formed and placed. Bond strengths were normal as determined by wire pull tests. Bond pad structures employed all metal levels with multiple vias (plugs).

• Dicing: Sawn (full depth). No large chips or cracks were noted.

• Die attach: A silver epoxy compound of normal quality.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
Die Process and Design:  

Questionable Items: None.

Special Features:

- Three level metal with tungsten plugs.
- Apparent CMP planarization of pre-metal and intermetal dielectrics.
- Short gate lengths (0.25 micron).
- Cobalt salicided diffusion structures.

General Items:

- Fabrication process: Selective oxidation CMOS process employing N-wells in a P-epi on a P substrate.
- Process implementation: Die layout was clean efficient. Alignment was good at all levels.
- Die surface defects: None. No contamination, toolmarks or processing defects were noted.
- Final passivation: A layer of nitride over a layer of silicon-dioxide. Passivation coverage was good over the topology of the die. Edge seal was also good, as the passivation extended past the metal at the die edge. All three metals were used as part of the edge seal structure.

These items present possible quality concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II (continued)

- Metallization: Three levels of metallization. All three levels consisted of aluminum with titanium-nitride caps. Tungsten plugs were employed under all metals.

- Metal patterning: All metal layers were defined by a dry etch of good quality. Metal lines were not widened at vias or contacts; however, the metal completely surrounded the plugs.

- Metal defects: None. No voiding, notching or cracking of the metal layers was found. No silicon nodules were found following removal of the aluminum.

- Metal step coverage: Virtually no metal thinning was noted. The tungsten plugs were nearly level with the oxide surface, so no large steps were present for the metal to cover. For reference, MIL-STD-883D allows up to 70 percent metal thinning for contacts of this size.

- Vias and contacts: All via and contact cuts were defined by a dry-etch. Slight overetching of the vias (M3 and M2) was present; however, no concern exists. A titanium-nitride contact and via liner material was visible at all plugs. Plugs were stacked at all levels where needed. Some small metal 1 and 2 pads were used for via lands (see Figures 19 and 20). No special local interconnect layer was used.

- Intermetal dielectrics: Both intermetal dielectrics consisted of the same oxide structure. A layer of glass was deposited and subjected to an etchback. This was then followed by a relatively thick layer of glass which was apparently subjected to CMP and followed by another layer of glass. No SOG layers were used. No problems were found.

- Pre-metal dielectric: This dielectric consisted of a thick layer of glass over a thin doped layer of glass and densified oxides. It appears that the thick layer had been subjected to CMP. No problems were found.
ANALYSIS RESULTS II (continued)

• Polysilicon: A single level of polycide (poly and cobalt-silicide) was employed. Polycide formed all gates on the die and word lines in the array. Small gates (0.25 micron) were used throughout the circuitry for both N-channel and P-channel transistors (see Figures 32 and 33). Definition was by a dry etch of good quality. Nitride sidewall spacers were used throughout and left in place. No problems were found.

• Isolation: LOCOS (local oxide isolation). No problems were noted and no step was noted at the well boundaries. This oxide was relatively thin (0.25 micron) and etched back to be planar with the surface.

• Diffusions: Implanted N+ and P+ diffusions were used for sources and drains. Diffusions were silicided with cobalt. No problems were noted.

• Wells: N-wells were used in a P-epi on a P substrate. No problems were noted.

• Buried contacts: Direct poly-to-diffusion (buried) contacts were not used.

• Memory cells: Data and Instruction Cache memory cell arrays (16KB each) were employed on the device. The memory cells consisted of a 6T CMOS SRAM cell design. Metal 3 was not used directly in the cells. Metal 2 formed the bit lines using metal 1 connection links. Metal 1 was used as cell interconnect and distributed Vcc and GND. Polycide formed the word lines, select and storage gates. Cell size was measured to be 4 x 6.1 microns (24.4 mm²).
The devices were subjected to the following analysis procedures:

- External inspection
- X-ray
- Decapsulate
- SEM of passivation and assembly
- Passivation integrity test (chemical)
- Wirepull test
- Passivation removal
- SEM inspection of metal 3
- Metal 3 removal and inspect tungsten plugs
- Delayer to metal 2 and inspect
- Metal 2 removal and inspect tungsten plugs
- Delayer to metal 1 and inspect
- Metal 1 removal
- Delayer to polycide/substrate and inspect
- Die sectioning (90° for SEM)*
- Measure horizontal dimensions
- Measure vertical dimensions
- Die material analysis

* Delineation of cross-sections is by silicon etch unless otherwise indicated.
OVERALL QUALITY EVALUATION: Overall Rating: Good

DETAIL OF EVALUATION

Package integrity  G
Die placement     G
Die attach quality N
Wire spacing      N
Wirebond placement N
Wirebond quality  N
Dicing quality    N
Wirebond method   Thermosonic ball bonds using 1.3 mil gold wire.
Die attach method Silver-epoxy
Dicing            Sawn (full depth)

Die surface integrity:
   Toolmarks (absence)  G
   Particles (absence)  G
   Contamination (absence)  G
   Process defects (absence)  G
General workmanship G
Passivation integrity G
Metal definition    G
Metal integrity     G
Metal registration  N
Contact coverage    N
Contact registration N

G = Good, P = Poor, N = Normal, NP = Normal/Poor
PACKAGE MARKINGS

TOP

Samples 1 - 3

(Logo)\textsuperscript{TM}
Strong ARM\textsuperscript{TM}
SA-110S
©Dec 1995 DC1035
JD0655 A9701
ARM 200

WIREPULL TEST

Sample 1

\begin{itemize}
  \item \# of wires tested: 20
  \item Bond lifts: 0
  \item Force to break - high: 12.5g
    \begin{itemize}
      \item - low: 5g
      \item - avg.: 9.5g
      \item - std. dev.: 2.2
    \end{itemize}
\end{itemize}

DIE MATERIAL IDENTIFICATION

\begin{itemize}
  \item Overlay passivation: Nitride over silicon-dioxide
  \item Metallization 3 - 1: Aluminum with a titanium-nitride cap.
  \item Intermetal dielectrics: Three layers of silicon-dioxide (possible CMP planarization).
  \item Plugs (M1 - M3): Tungsten.
  \item Pre-metal glass: Silicon-dioxide.
  \item Polycide: Cobalt-silicide on poly.
  \item Diffusions: Cobalt salicide.
\end{itemize}
**HORIZONTAL DIMENSIONS**

- Die size: 6.4 x 7.7 mm (250 x 305 mils)
- Die area: 49 mm² (76,250 mils²)
- Min pad size: 0.1 x 0.1 mm (4 x 4 mils)
- Min pad window: 0.09 x 0.09 mm (3.7 x 3.7 mils)
- Min pad space: 10 microns
- Min metal 3 width: 1.5 micron
- Min metal 3 space: 1.2 micron
- Min metal 3 pitch: 2.75 microns
- Min metal 2 width: 0.6 micron
- Min metal 2 space: 0.6 micron
- Min metal 2 pitch: 1.2 micron
- Min metal 1 width: 0.6 micron
- Min metal 1 space: 0.6 micron
- Min metal 1 pitch: 1.2 micron
- Min via (M3-to-M2): 0.75 micron (round)
- Min via (M2-to-M1): 0.5 micron (round)
- Min contact: 0.55 micron (round)
- Min polycide width: 0.25 micron
- Min polycide space: 0.5 micron
- Min gate length* - (N-channel): 0.25 micron
  - (P-channel): 0.25 micron
- SRAM cell size: 24.4 microns²
- SRAM cell pitch: 4 x 6.1 microns

*Physical gate length.
VERTICAL DIMENSIONS

Die thickness: 0.4 mm (15 mils)

**Layers**

- **Passivation 2:** 0.6 micron
- **Passivation 1:** 0.35 micron
- **Metal 3 - cap:** 0.1 micron
  - aluminum: 1.5 micron
  - plugs: 1.4 micron
- **Intermetal dielectric 2 - glass 3:** 0.9 micron
  - glass 2: 0.15 - 0.9 micron
  - glass 1: 0.3 micron
- **Metal 2 - cap:** 0.05 micron (approx.)
  - aluminum: 0.6 micron
  - plugs: 0.9 micron
- **Intermetal dielectric 1 - glass 3:** 0.3 micron
  - glass 2: 0.3 - 1.1 micron
  - glass 1: 0.35 micron
- **Metal 1 - cap:** 0.05 micron (approx.)
  - aluminum: 0.6 micron
  - plugs: 0.75 - 1.1 micron
- **Pre-metal glass - glass 2:** 0.9 micron (avg.)
  - glass 1: 0.27 micron
- **Polycide - silicide:** 0.07 micron
  - poly: 0.2 micron
- **Local oxide:** 0.25 micron
- **N+ S/D diffusion:** 0.15 micron
- **P+ S/D diffusion:** 0.15 micron
- **N-well:** 1.2 micron (approx.)
- **P-epi:** 3 microns
INDEX TO FIGURES

PACKAGE PHOTOGRAPH AND ASSEMBLY
Figures 1 - 6

DIE LAYOUT AND IDENTIFICATION
Figures 7 - 9

PHYSICAL DIE STRUCTURES
Figures 10 - 40a

COLOR DRAWING OF DIE STRUCTURE
Figure 36

CACHE SRAM ARRAY
Figures 37 - 40a
Figure 1. Package photograph and x-ray view of the DEC SA-110S StrongARM. 
Mag. 3.5x
Figure 2. SEM views of a die corner and edge seal. 60°.
Figure 3. SEM section views of the edge seal structure.
Figure 4. SEM views of typical wirebonds. 60°.

Mag. 525x

Mag. 775x
Figure 5. SEM section views of the bond pad structure.
Figure 6. SEM section views of the input structure.
Figure 7. Whole die photograph of the DEC SA-110S StrongARM. Mag. 25x
Figure 8. Die identification markings. Mag. 800x.
Figure 9. Optical views of the die corners. Mag. 100x.
Figure 10. Silicon etch section views illustrating general structure.
Figure 11. Glass etch section views illustrating general structure. Mag. 9000x.
Figure 12. SEM section views of metal 3 line profiles.

Mag. 13,000x

Mag. 26,000x
Figure 13. Topological SEM views of metal 3 patterning. 0°.
Figure 14. SEM views of general metal 3 coverage. 60°.

Mag. 3500x

Mag. 12,000x
Figure 15. SEM views of metal 3 plugs. 55°.

Mag. 22,000x

Mag. 28,000x
Figure 16. SEM section views of metal 3-to-metal 2 vias.

Mag. 15,000x

Mag. 17,000x
Figure 17. SEM section views of metal 2 line profiles.
Figure 18. Topological SEM views of metal 2 patterning. 0°.

Mag. 4400x

Mag. 5000x
Figure 19. SEM views of metal 2 coverage. 55°.
Figure 20. SEM views of metal 2 plugs. 60°.

Mag. 25,000x

Mag. 30,000x
Figure 21. SEM section views of metal 2-to-metal 1 vias.
Figure 22. SEM section views of metal 1 line profiles.

Mag. 15,000x

Mag. 40,000x
Figure 23. Topological SEM views of metal 1 patterning. Mag. 8000x, 0°.
Figure 24. SEM views of general metal 1 coverage. 55°.
Figure 25. SEM details of metal 1 contacts. 60°.
metal 1-to-polycide

metal-to-diffusion

Figure 26. Glass etch section views of metal 1 contacts. Mag. 32,000x
Figure 27. SEM section views of metal 1-to-polycide contacts.
Figure 28. SEM section views of metal 1-to-diffusion contacts. Mag. 35,000x.
Figure 29. Topological SEM views of polycide patterning. 0°.
Figure 30. Topological SEM views of polycide in the decode areas. Mag. 3500x, 0°.
Figure 31. SEM views of general polycide coverage. 60°.
Figure 32. SEM section views of typical N-channel transistors.
Figure 33. SEM section views of typical transistors. Mag. 52,000x.
Figure 34. SEM section view of a local oxide birdsbeak. Mag. 50,000x.

Figure 35. Optical view of the well structure. Mag. 800x.
Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly,
Red = Diffusion, and Gray = Substrate

Figure 36. Color cross section drawing illustrating device structure.
Figure 37. Topological SEM views of the Cache array. Mag. 5000x, 0°.
Figure 38. Perspective SEM views of the Cache array. Mag. 6500x, 60°.
Figure 39. Perspective SEM details of Cache SRAM cells. Mag. 13,000x, 60°.
Figure 40. Topological SEM views of Cache SRAM cells. Mag. 10,000x, 0°.
Figure 40a. Topological SEM view of Cache SRAM cells along with the cell schematic. 
Mag. 10,000x, 0°.