Construction Analysis

Oki M5117805A-60J
16Mbit DRAM (EDO)

Report Number: SCA 9707-545
### INDEX TO TEXT

<table>
<thead>
<tr>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>MAJOR FINDINGS</td>
<td>1</td>
</tr>
<tr>
<td><strong>TECHNOLOGY DESCRIPTION</strong></td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>2</td>
</tr>
<tr>
<td>Die Process</td>
<td>2 - 3</td>
</tr>
<tr>
<td><strong>ANALYSIS RESULTS I</strong></td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>4</td>
</tr>
<tr>
<td><strong>ANALYSIS RESULTS II</strong></td>
<td></td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>5 - 7</td>
</tr>
<tr>
<td><strong>ANALYSIS PROCEDURE</strong></td>
<td>8</td>
</tr>
<tr>
<td><strong>TABLES</strong></td>
<td></td>
</tr>
<tr>
<td>Overall Evaluation</td>
<td>9</td>
</tr>
<tr>
<td>Package Markings</td>
<td>10</td>
</tr>
<tr>
<td>Wirebond Strength</td>
<td>10</td>
</tr>
<tr>
<td>Die Material Analysis</td>
<td>10</td>
</tr>
<tr>
<td>Horizontal Dimensions</td>
<td>11</td>
</tr>
<tr>
<td>Vertical Dimensions</td>
<td>12</td>
</tr>
</tbody>
</table>
INTRODUCTION

This report describes a construction analysis of the OKI M5117805A-60J 16Mbit DRAM. Two devices which were encapsulated in 28-pin small-outline packages with J-leads (SOJs) were received for the analysis. No date code was decipherable (1996?).

MAJOR FINDINGS

Questionable Items:¹

- Metal 2 aluminum thinned up to 95 percent² at most vias. The barrier metal remained intact to provide continuity.

Special Features:

- Bit line over capacitor stacked cell design.

- Textured poly capacitor plates.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.

²Seriousness depends on design margins.
TECHNOLOGY DESCRIPTION

Assembly:

• 28-pin small-outline plastic packages with J-leads (SOJs).

• LOCEB (lead-on-chip, edge bonded) leadframe design.

• A double backed adhesive tape connected the leadframe to the die surface. A polyimide die coat was present over the die surface.

• Lead-locking provisions (anchors) were present at all pins.

• Multiple bonding wires were used at pins 1, 14, 15 and 28 to provide additional current-carrying capacity to the power buses. All pins were connected.

• Dicing was by sawing (full depth).

• Wirebonding was by the thermosonic ball bond method using 1.0 mil O.D. gold wire.

Die Process and Design:

• The 16Mbit DRAM was organized as 2,097,152 words x 8 bits. The device features “fast page” mode of operation with EDO.

• Devices were fabricated using a selective oxidation CMOS process with N-wells in a P-substrate. It is believed a twin-well process was employed; however, the P-well could not be delineated. No epi was present.

• A patterned polyimide die coat was present to protect against packaging stresses.

• Final passivation consisted of a single layer of nitride.
TECHNOLOGY DESCRIPTION (continued)

- Two levels of metal were used. Both employed aluminum with titanium-nitride (TiN) caps and barriers. Metal 1 also employed a titanium adhesion layer. Both metal levels were defined using a dryetch technique. Standard vias were used between metal 2 and metal 1. Tungsten plugs were used as the vertical interconnect under metal 1.

- Intermetal dielectric consisted of two layers of silicon-dioxide. The second layer of glass had been subjected to an etchback. No spin-on-glass (SOG) was employed.

- Pre-metal dielectric consisted of three layers of reflow glass and densified oxide. The glass was reflowed prior to contact cuts. One additional layer was present in the array.

- Four levels of dry-etched polysilicon were used. Poly 1 (poly and tungsten silicide) formed all gates on the die. Poly 2 and 3 were used exclusively in the cell array. Poly 2 was used to form the individual plates of all capacitors. This poly layer was textured to increase the capacitor surface area. Poly 3 formed the common plate of the capacitors. Poly 4 (poly and tungsten silicide) formed the bit lines in the array and was used throughout the die as an interconnect layer.

- N+ and P+ implanted source/drain diffusions formed N- and P-channel transistors. All gates used oxide sidewall spacers that were left in place.

- The memory cells used an NMOS DRAM cell design consisting of a select gate and a stacked capacitor. Poly 1 formed the word lines/select gates and was “piggybacked” by metal 1. Stacked capacitors were formed by poly 2 plates covered by a poly 3 sheet separated by a thin dielectric. The poly 2 plate was textured providing increased area (capacitance). Poly 4 formed the bit lines.

- Redundancy was implemented using poly 4 fuses. Laser blown fuses were noted on both samples inspected. Cutouts were present above fuse locations.
ANALYSIS RESULTS I

Assembly:  Figures 1 - 4

Questionable Items: ¹ None.

Special Features:

• LOCEB leadframe design.

General Items:

• 28-pin small-outline plastic packages with J-leads (SOJs). All pins were connected.

• Overall package quality: Normal. No defects were noted on the external portions of the package. No voids or cracks were noted in the plastic material.

• Leadframe: LOCEB leadframe design. No header/paddle was used. Pin condition was good, intact solder coating externally and silver spot plating internally.

• Lead-locking design: Good. Anchors were present at all pins.

• Wirebonding: Thermosonic ball bonds using 1.0 mil O.D. gold wire. No bond lifts occurred and bond pull strengths were normal (see page 10). Bonding wire spacing was good, no excessive wire sweep. Multiple bonding wires were present at pins 1 and 14 (Vcc) and 15 and 28 (Vss) to provide additional current-carrying capacity to the power buses.

• Die dicing: Die separation was by sawing with normal quality workmanship. No large chips or cracks were noted.

• A patterned polyimide die coat was present over the surface of the die.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II

Die Process:  

**Questionable Items:**

- Metal 2 aluminum thinned up to 95 percent at most vias. Barrier metal maintained continuity.

**General Items:**

- Fabrication process: Selective oxidation CMOS employing twin-wells in a P substrate (no epi).

- Process Implementation: Die layout was clean and efficient. Alignment was good at all levels. No damage, process defects, or contamination was found.

- A patterned polyimide die coat was employed.

- Final Passivation: Single layer of nitride. Integrity tests indicated defect-free passivation. Edge seal was good.

- Metallization: Two levels of metallization were used. Metal 2 consisted of aluminum with a titanium-nitride (TiN) cap and barrier. Metal 1 consisted of aluminum with a titanium-nitride cap and a titanium-nitride on titanium (Ti) barrier/adhesion layer. Standard vias were used as the interconnect between metal 1 and metal 2. Tungsten (W) plugs were used under metal 1.

1 These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.

2 Seriousness depends on design margins.
ANALYSIS RESULTS II (continued)

• Metal patterning: Both metal levels were defined by a dry etch of good quality. Metal 2 was widened around vias. All vias were completely surrounded by metal. Metal one design rules were fairly aggressive providing a 1.3 micron pitch with 0.45 micron wide metal lines in the array.

• Metal defects: No notches or voids were noted in either metal layer. Fairly large silicon nodules were found during cross sectioning. They occupied in excess of 90 percent of the metal line thickness (Figure 20).

• Metal step coverage: Metal 2 aluminum thinned up to 95 percent at most vias. The barrier aided in retaining the connections. Metal 1 thinned up to 50 percent at some contacts. The tungsten plugs were fairly level with the oxide surface, so no large steps were present for the metal to cover.

• Via and contact defects: Some minor over-etching of was noted under tungsten plugs, however; no problems are foreseen.

• Intermetal dielectric: This dielectric consisted of two layers of silicon-dioxide. The second layer had been subjected to an etchback for planarization. No spin-on-glass was employed between these layers.

• Pre-metal dielectric: The dielectric between metal 1 and poly 4 consisted of a BPSG reflow glass and was reflowed prior to contact cuts. An additional layer of this material was present between poly 4 and poly 3, and yet another between poly 2 and poly 1. No problems were found.

• Polysilicon: Four levels of dry-etched polysilicon were used. Poly 1 (poly and tungsten silicide) formed all gates on the die. Poly 2 and 3 were used exclusively in the cell array. Poly 2 was used to form the individual plates of all capacitors. This poly layer was textured to increase the capacitor surface area. Poly 3 formed the common plate of the capacitors. Poly 4 (poly and tungsten silicide) formed the bit lines in the array and was used throughout the die as an interconnect layer.
• Isolation: Local oxide (LOCOS). No problems were present, and no step was found at the well boundaries.

• Diffusions: Implanted N+ and P+ diffusions formed the sources and drains. The process employed oxide sidewall spacers that were left intact. No problems were found.

• Wells: N-wells were employed in a P substrate. It is believed that the P-well could not be delineated in the P substrate.

• Epi: No epi layer was employed.

• Redundancy: Redundancy was implemented by laser blowing poly 4 fuses. Passivation and intermetal dielectric cutouts were present above fuse locations.

• Buried contacts: Direct poly 4-to-N+ diffusion (buried) contacts were present throughout the die. In addition, poly 2 made direct contact to N+ in the cell array.

• Memory cells: Bit line over capacitor DRAM cell design consisting of a select transistor with a stacked capacitor as the storage element. Poly 1 was “piggybacked” by metal 1 to form the word lines/select gates. Poly 2 (textured) and the poly 3 sheet formed the plates of the storage capacitor. Poly 3 also distributed memory enable throughout the cell array. Poly 4 formed the bit lines. Cell size was 1.25 x 2.6 microns (3.25 microns$^2$). This is considered quite large for a 1996 era design.
PROCEDURE

The devices were subjected to the following analysis procedures:

- External inspection
- X-ray
- Decapsulation
- Internal optical inspection
- SEM of assembly features and passivation
- Wirepull test
- Passivation integrity test
- Passivation removal
- SEM inspection of metal 2
- Delayer to metal 1
- SEM inspection of metal 1
- Delayer to poly and inspect poly structures and die surface
- Die sectioning (90° for SEM)*
- Measure horizontal dimensions
- Measure vertical dimensions
- Die material analysis

*Delineation of cross-sections is by silicon etch unless otherwise indicated.
**OVERALL QUALITY EVALUATION:** Overall Rating: Normal/Poor

**DETAIL OF EVALUATION**

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Package integrity</td>
<td>N</td>
</tr>
<tr>
<td>Package markings</td>
<td>N</td>
</tr>
<tr>
<td>Die placement</td>
<td>G</td>
</tr>
<tr>
<td>Die attach quality</td>
<td>N</td>
</tr>
<tr>
<td>Wire spacing</td>
<td>G</td>
</tr>
<tr>
<td>Wirebond placement</td>
<td>G</td>
</tr>
<tr>
<td>Wirebond quality</td>
<td>N</td>
</tr>
<tr>
<td>Dicing quality</td>
<td>N</td>
</tr>
<tr>
<td>Wirebond method</td>
<td></td>
</tr>
<tr>
<td>Die attach method</td>
<td></td>
</tr>
<tr>
<td>Dicing method</td>
<td></td>
</tr>
</tbody>
</table>

**Die surface integrity:**

- Toolmarks (absence) | N
- Particles (absence) | N
- Contamination (absence) | N
- Process defects (absence) | N

<table>
<thead>
<tr>
<th>Requirement</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>General workmanship</td>
<td>N</td>
</tr>
<tr>
<td>Passivation integrity</td>
<td>G</td>
</tr>
<tr>
<td>Metal definition</td>
<td>G</td>
</tr>
<tr>
<td>Metal integrity&lt;sup&gt;2&lt;/sup&gt;</td>
<td>NP</td>
</tr>
<tr>
<td>Metal registration</td>
<td>N</td>
</tr>
<tr>
<td>Contact coverage</td>
<td>N</td>
</tr>
<tr>
<td>Contact registration</td>
<td>N</td>
</tr>
</tbody>
</table>

<sup>2</sup>95 percent metal 2 aluminum thinning, and fairly large silicon nodules in both metals.

*G = Good, P = Poor, N = Normal, NP = Normal/Poor*
PACKAGE MARKINGS

OKI JAPAN
M5117805A-60J
63022029A9Z

WIREBOND STRENGTH

Sample 1

Wire material: 1.0 mil diameter gold (Au)
Material at package lands: silver (Ag)
# of wires tested: 14
Bond lifts: 0

Force to break - high: 10g
- low: 7.5g
- avg.: 8.4g
- std. dev.: 1.5

DIE MATERIAL ANALYSIS

Final passivation: Nitride.
Metallization 2: Aluminum with a titanium-nitride cap and barrier.
Intermetal dielectric: Two layers of silicon-dioxide.
Metallization 1: Aluminum with a titanium-nitride cap and titanium-nitride/titanium barrier/adhesion layer.
Plugs: Tungsten.
Pre-metal glass: BPSG.
Silicide on poly 4: Tungsten.
Silicide on poly 1: Tungsten.
### Horizontal Dimensions

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>6.9 x 15.4 mm (271 x 606 mils)</td>
</tr>
<tr>
<td>Die area</td>
<td>106 mm² (164,664 mils²)</td>
</tr>
<tr>
<td>Min pad size</td>
<td>0.12 x 0.12 mm (4.8 x 4.8 mils)</td>
</tr>
<tr>
<td>Min pad window</td>
<td>0.11 x 0.11 mm (4.3 x 4.3 mils)</td>
</tr>
<tr>
<td>Min pad space</td>
<td>0.06 mm (2.2 mils)</td>
</tr>
<tr>
<td>Min metal 2 width</td>
<td>1.4 micron</td>
</tr>
<tr>
<td>Min metal 2 space</td>
<td>1.6 micron</td>
</tr>
<tr>
<td>Min metal 2 pitch</td>
<td>3.0 microns</td>
</tr>
<tr>
<td>Min via size</td>
<td>1.4 micron (dia.)</td>
</tr>
<tr>
<td>Min metal 1 width</td>
<td>0.45 micron</td>
</tr>
<tr>
<td>Min metal 1 space</td>
<td>0.7 micron</td>
</tr>
<tr>
<td>Min metal 1 pitch</td>
<td>1.3 micron</td>
</tr>
<tr>
<td>Min metal 1 contact</td>
<td>0.6 micron (dia.)</td>
</tr>
<tr>
<td>Min poly 4 width</td>
<td>0.35 micron</td>
</tr>
<tr>
<td>Min poly 4 space</td>
<td>0.8 micron</td>
</tr>
<tr>
<td>Min poly 4 contact</td>
<td>1.0 micron (dia.)</td>
</tr>
<tr>
<td>Min poly 1 width</td>
<td>0.3 micron</td>
</tr>
<tr>
<td>Min poly 1 space</td>
<td>0.6 micron</td>
</tr>
<tr>
<td>Min diffusion space</td>
<td>0.7 micron</td>
</tr>
<tr>
<td>Min gate length* - (N-channel):</td>
<td>0.45 micron</td>
</tr>
<tr>
<td>- (P-channel):</td>
<td>0.55 micron</td>
</tr>
<tr>
<td>Cell size</td>
<td>3.25 microns²</td>
</tr>
<tr>
<td>Cell pitch</td>
<td>1.25 x 2.6 microns</td>
</tr>
</tbody>
</table>

*Physical gate length.*
VERTICAL DIMENSIONS

Die thickness: 0.35 mm (13.8 mils)

Layers

Passivation: 0.7 micron
Metal 2 - cap: 0.12 micron
   - aluminum: 0.65 micron
   - barrier: 0.12 micron
Interlevel dielectric - glass 2: 0.5 micron (average)
   - glass 1: 0.4 micron
Metal 1 - cap: 0.12 micron
   - aluminum: 0.5 micron
   - barrier/adhesion layer: 0.1 micron
Contact plugs: 0.5 - 1.3 micron
Pre-metal dielectric: 0.4 micron (average)
Poly 4 - silicide: 0.1 micron
   - poly: 0.1 micron
Poly 3: 0.1 micron
Poly 2: 0.05 micron (approx.)
Poly 1 - silicide: 0.1 micron
   - poly: 0.1 micron
Interpoly dielectric -
   - poly 4 - poly 3: 0.5 micron (average)
   - poly 2 - poly 1: 0.3 micron
LOCOS: 0.4 micron
N+ S/D diffusion: 0.2 micron
P+ S/D diffusion: 0.3 micron
N-well: 3.3 microns (approx.)
## INDEX TO FIGURES

<table>
<thead>
<tr>
<th>Section</th>
<th>Figures</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASSEMBLY</td>
<td>1 - 4</td>
</tr>
<tr>
<td>DIE LAYOUT AND IDENTIFICATION</td>
<td>5 - 8</td>
</tr>
<tr>
<td>PHYSICAL DIE STRUCTURES</td>
<td>9 - 45</td>
</tr>
<tr>
<td>REDUNDANCY FUSES</td>
<td>30 - 31</td>
</tr>
<tr>
<td>COLOR DRAWING OF DIE STRUCTURE</td>
<td>32</td>
</tr>
<tr>
<td>DRAM MEMORY CELL STRUCTURES</td>
<td>33 - 43</td>
</tr>
<tr>
<td>CIRCUIT LAYOUT AND I/O</td>
<td>44 - 45</td>
</tr>
</tbody>
</table>
Figure 1. Package photographs of the OKI M5117805A-60J. Mag. 4.2x.
Figure 2. X-ray view of the package. Mag. 8x.
Figure 3. SEM views illustrating dicing and edge seal. 60°.
Figure 4. SEM section views illustrating the edge seal and polyimide die coat.
Figure 5. Portion of the OKI M5117805A-60J whole die photograph.
Mag. 26x.
Figure 6. Remaining portion of the OKI M5117805A-60J whole die photograph. Mag. 26x.
Figure 7. Optical views of die markings. Mag. 600x.
Figure 8. Optical views of die corners. Mag. 150x.
Figure 9. SEM section views illustrating general structure. Mag. 6500x.
Figure 10. SEM views illustrating final passivation. 60°.
Figure 11. SEM section views of metal 2 line profiles.
Figure 12. Topological SEM views of metal 2 patterning. Mag. 3000x, 0°.
Figure 13. Perspective SEM views of metal 2 step coverage. 60°.
Figure 14. SEM section views illustrating a via and interlevel dielectric composition.

Mag. 26,000x

Mag. 52,000x
Figure 15. SEM section views of metal 1 line profiles.

Mag. 26,000x

Mag. 52,000x
Figure 16. Topological SEM views of metal 1 patterning. 0°.
Figure 17. Perspective SEM views of metal 1 step coverage. 60°.
Figure 18. SEM section views illustrating typical metal 1 contacts. Mag. 26,000x.
Figure 19. Additional SEM section views of typical metal 1 contacts.
Figure 20. SEM section views illustrating silicon nodules in the aluminum. Glass etch, Mag. 26,000x.
Figure 21. Topological SEM views of poly 4 patterning. Mag. 3200x, 0°.
Figure 22. Perspective SEM views of poly 4 coverage. 60°.
Figure 23. SEM section views illustrating typical poly 4 contacts. Mag. 26,000x.
Figure 24. SEM section views illustrating typical poly 4 contacts. Glass etch, Mag. 26,000x.
Figure 25. Topological SEM views of poly 1 patterning. 0°.
Figure 26. Perspective SEM views of poly 1 coverage. 60°.
Figure 27. SEM section views of typical transistors. Mag. 52,000x.
Figure 28. SEM section view of a typical birdsbeak. Mag. 52,000x.

Figure 29. Section views illustrating well structure.

- LOCOS
- P-SUBSTRATE
- N-WELL
- AREA SHOWN BELOW
- DELINEATION ARTIFACT
- N+ GUARDBAND
- REFLOW GLASS
- Mag. 1500x
- Mag. 13,000x
Figure 30. Optical views of typical fuses.
Figure 30a. Topological SEM views of typical fuses. 0°.
Figure 31. Perspective SEM views of typical fuses. 60°.
Figure 32. Color cross section drawing illustrating device structure.

Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly,
Red = Diffusion, and Gray = Substrate
Figure 33. Perspective SEM views of the DRAM cell array. Mag. 8000x, 60°.
poly 3

poly 2 and poly 1

Figure 34. Perspective SEM views of the DRAM cell array. Mag. 8000x, 60°.
Figure 35. Detailed perspective SEM views of the DRAM cell array. Mag. 20,000x, 60°.
Figure 36. Detailed SEM views of the textured poly 2 plates. 60°.
Figure 37. Topological SEM views of the DRAM cell array. Mag. 6500x, 0°.
Figure 38. Topological SEM views of the DRAM cell array. Mag. 6500x, 0°.
Figure 39. Topological SEM views of a DRAM cell. Mag. 26,000x, 0°.
Figure 40. Topological SEM view and schematic of a DRAM cell. Mag. 26,000x, 0°.
Figure 41. SEM section views of the DRAM cell array (parallel to bit line).
Figure 42. SEM section views of the DRAM cell array (perpendicular to bit lines).

Mag. 13,000x

Mag. 26,000x
Figure 43. SEM section views of the DRAM cell array (perpendicular to bit lines).
Figure 44. Optical views of typical circuitry and input protection.
Figure 45.  SEM section views of typical I/O structure.