Hitachi 5165805A
64Mbit (8Mb x 8) Dynamic RAM

Report Number: SCA 9712-565
# INDEX TO TEXT

<table>
<thead>
<tr>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>MAJOR FINDINGS</td>
<td>1</td>
</tr>
<tr>
<td>TECHNOLOGY DESCRIPTION</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>2</td>
</tr>
<tr>
<td>Die Process</td>
<td>2 - 4</td>
</tr>
<tr>
<td>ANALYSIS RESULTS I</td>
<td></td>
</tr>
<tr>
<td>Assembly</td>
<td>5</td>
</tr>
<tr>
<td>ANALYSIS RESULTS II</td>
<td></td>
</tr>
<tr>
<td>Die Process and Design</td>
<td>6 - 8</td>
</tr>
<tr>
<td>ANALYSIS PROCEDURE</td>
<td>9</td>
</tr>
<tr>
<td>TABLES</td>
<td></td>
</tr>
<tr>
<td>Overall Evaluation</td>
<td>10</td>
</tr>
<tr>
<td>Package Markings</td>
<td>11</td>
</tr>
<tr>
<td>Wirebond Strength</td>
<td>11</td>
</tr>
<tr>
<td>Die Material Analysis</td>
<td>11</td>
</tr>
<tr>
<td>Horizontal Dimensions</td>
<td>12</td>
</tr>
<tr>
<td>Vertical Dimensions</td>
<td>13</td>
</tr>
</tbody>
</table>

- i -
INTRODUCTION

This report describes a construction analysis of the Hitachi 5165805A 64-megabit (8 mb x 8) Dynamic RAM. The devices were packaged in 32-pin plastic Thin Small Outline Packages (TSOP). Date codes were 9705

MAJOR FINDINGS

Questionable Items:

• Aluminum 2 and 3 thinning up to 100 percent* at via edges (Figures 13 and 17). Barrier metal maintained continuity.

Special Features:

• Sub-micron gates (N-ch 0.35 micron, P-ch 0.5 micron).

• Three layers of metal (no plugs). Tungsten used as metal 1 interconnect.

• Five layers of polysilicon.

• “Crown” DRAM capacitor structure. Cell size 1.2 microns*.

• Unique fuse structure.

Noteworthy Items:

• The capacitor structure in the cell was changed from the previously analyzed 64M-bit DRAM. The individual capacitor plates had a “fin” design previously, instead of the “crown” plate presently being employed.

*These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.

*Seriousness depends on design margins.
TECHNOLOGY DESCRIPTION

Assembly:

• 32-pin Thin Small Outline Package (TSOP) with gull wing leads.

• Lead On Chip Center Bonded (LOCCB) leadframe design.

• Lead-locking design (anchors at power rails and corner pins) for added package strength.

• Power rails ran the entire length of the package on both sides (pins 1 and 16 Vcc and pins 17 and 32 Vss).

• Multiple bonding wires connected the power rails. Pin 6 was not connected.

• Dicing was by the sawn method.

• Wirebonding method was by thermosonic ball using 0.9 mil gold wire.

• The surface of the die was attached to the underside of the leadframe with an adhesive (probably Kapton tape).

• A patterned polyimide die coat was present over the die surface.

Die Process and Design:

• Fabrication process: Selective oxidation multiple well CMOS process in a P substrate (no epi). An apparent deep N-well was used under the array with a P-well employed within.

• Final passivation: Passivation consisted of a thick layer of nitride over two layers of silicon-dioxide.
TECHNOLOGY DESCRIPTION (continued)

- Metallization: Metal 3 and Metal 2 consisted of aluminum with a titanium-nitride/titanium cap and a tungsten barrier. Metal 1 consisted of tungsten and was surrounded by a titanium-nitride cap and had a thick titanium-nitride barrier. A thin titanium adhesion layer was also present under the metal 1 barrier. All metal levels were patterned by a dry etch of good quality. Standard vias and contacts were used (no plugs.)

- Intermetal dielectrics (IMD 2 and IMD 1): Both intermetal dielectrics consisted of the same oxide structure. Two layers of silicon-dioxide with a SOG (spin-on-glass) between. It did not appear that either layer of silicon-dioxide had been subjected to an etchback or CMP (chemical-mechanical-planarization).

- Pre-metal glass: Two layers of reflow glass with undoped oxides between. Both glass layers were reflowed prior to contact cuts only.

- Polysilicon: Five layers of polysilicon were used. Poly 5 formed the capacitor sheet in the array and poly 4 formed the individual capacitor plates with poly 2 “stems” in the array. Poly 3 (poly 3 and tungsten-silicide) formed the bit lines in the array and poly 1 (poly 1 and tungsten-silicide) was used to form all gates on the die.

- Diffusions: Implanted N+ and P+ diffusions formed the sources/drains of transistors. Diffusions were not silicided. Sidewall spacers (densified oxide or nitride) provided the LDD spacing and were left in place.

- A multiple-well structure was used. In addition to the twin wells, a deep N-well was present under the array with the P-well employed within the N-well.
TECHNOLOGY DESCRIPTION (continued)

• Memory cells: The memory cells consisted of a stacked capacitor “crown” DRAM design employing five poly layers. No metal layers were used directly in the cells. Poly 5 was a thin sheet of poly used to form the top plate of all capacitors in the array and was tied to a memory enable. Poly 4 was used to form the individual bottom plates of the capacitors with poly 2 “stems” which were connected to one side of the select gates. Poly 3 (polycide) formed the bit lines and poly 1 (polycide) was used to form all word lines and select gates. The capacitor dielectric was probably an oxide-nitride; however, positive identification was beyond the scope of the analysis. There also appeared to be a thin nitride layer over the poly 3 and directly under the poly 5 sheet.

• Fuses: Fuse structure was highly unique. Metal 3 formed the fuses and were laser blown prior to final passivation deposition. Poly 1 links were located directly beneath the fuses and appeared to be used to absorb the excess laser energy. No cutouts were present over the fuses.
ANALYSIS RESULTS I

Assembly: \[\text{Figures 1, 2, 6 and 7}\]

Questionable Items:¹ None.

Special Features:

• Lead On Chip Center Bonded (LOCCB) leadframe design.

General Items:

• 32-pin Thin Small Outline Package (TSOP) with LOCCB leadframe design.

• Overall package quality: Normal. No defects were found on the external portion of the packages. No cracks or voids were found in the plastic packages.

• Die dicing: Die separation was by sawing of normal quality workmanship. No cracks or large chips were present. Test patterns were present in the scribe lane.

• Die attach: The surface of the die was attached to the underside of the leadframe with an adhesive tape (probably Kapton tape).

• Wirebonding: Thermosonic ball bond method using 0.9 mil gold wire. Wire spacing and placement were good. Ball bonds were somewhat overcompressed; however, no problems are foreseen.

• Die coat: Patterned polyimide was present over the die surface. No problems were found.

¹These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
ANALYSIS RESULTS II

Die Process and Design:  

Figures 3 - 39

Questionable Items:1

- Aluminum 2 and 3 thinning up to 100 percent2 at via edges (Figures 13 and 17). Barrier metal maintained continuity.

Special Features:

- Sub-micron gates (N-ch 0.35 micron, P-ch 0.5 micron).

- Three layers of metal (no plugs). Tungsten used as metal 1 interconnect.

- Five layers of polysilicon.


General Items:

- Fabrication process: Selective oxidation, multiple-well CMOS process in a P substrate, no epi. An apparent deep N-well was used under the array with a P-well employed within.

- Process Implementation: Die layout was clean and efficient. Alignment was good at all levels and no damage, process defects, or contamination was found.

- Final passivation: Passivation consisted of a single layer of nitride over two layers of silicon-dioxide. Integrity tests indicated defect-free passivation. Edge seal was also good as the passivation extended to the scribe lane. A cutout was present at the die edge, which may prevent cracks from radiating inward over active circuitry during dicing.

1These items present possible quality or reliability concerns. They should be discussed with the manufacturer to determine their possible impact on the intended application.
Seriousness depends on design margins.
ANALYSIS RESULTS II (continued)

• Metallization: Metal 3 and Metal 2 consisted of aluminum with titanium-nitride/titanium cap and a tungsten barrier. Metal 1 consisted of tungsten and was surrounded by a titanium-nitride cap and had a thick titanium-nitride barrier. A thin titanium adhesion layer was also present under the metal 1 barrier. No cracks were present in any cap or barrier metals.

• Metal patterning: All metal layers were defined by a dry etch of good quality. Minimum width metal lines were widened around contact and vias.

• Metal defects: No voiding, notching, or neckdown of the metal layers was found. No silicon nodules were found following removal of either aluminum layer.

• Metal step coverage: Metal 3 and Metal 2 aluminum thinned up to 100 percent at vias. The barrier metal maintained continuity and will compensate for some aluminum thinning. Metal 1 thinned up to 75 percent at some contacts.

• Contact defects: None. No significant overetching of the vias or contacts was noted.

• Intermetal dielectrics: Both intermetal dielectrics consisted of two layers of silicon-dioxide separated by a spin-on-glass (SOG) for planarization. It did not appear that either layer of silicon-dioxide was subjected to an etchback or CMP. No problems were present.

• Pre-metal glass: Two layers of reflow glass with undoped oxides between. Both glass layers were reflowed prior to contact cuts only. No problems were found.

• Polysilicon: Five layers of polysilicon were used. Poly 1 (polycide) was used to form all gates. Poly 2 through 5 were used exclusively in the cell array. Poly 3 (polycide) was used as an interconnect (metal substitute) for the bit lines in the array. Poly 4 formed the individual plates of the stacked capacitor cell with poly 2 “stems” and poly 5 formed the common plate. Definition of all layers was by a dry etch of good quality. No stringers or spurs were noted and no problems were found.
• Diffusions: Implanted N+ and P+ diffusions formed the sources/drains of transistors. Diffusions were not silicided. Sidewall spacers (densified oxide or nitride) provided the LDD spacing and were left in place. No problems were found.

• Wells: Multiple wells in a P substrate (no epi). A deep N-well appeared to be used under the array with a P-well employed within.

• Fuses: Fuse structure was highly unique. Metal 3 formed the fuses and were laser blown prior to final passivation deposition. Poly 1 links were located directly beneath the fuses and appeared to be used to absorb the excess laser damage. No cutouts were present over the fuses.

• Memory cells: The memory cells consisted of a stacked capacitor “crown” DRAM design employing five poly layers. No metal layers were used directly with the cells. Poly 5 was a thin sheet of poly used to form the top plate of all capacitors in the array and was tied to a memory enable. Poly 4 was used to form the individual bottom plates of the capacitors with poly 2 “stems” which were connected to one side of the select gates. Poly 3 (polycide) formed the bit lines and poly 1 (polycide) was used to form all word lines and select gates. The capacitor dielectric was probably an oxide-nitride; however, positive identification was beyond the scope of the analysis. There also appeared to be a thin nitride layer over the poly 3 and directly under the poly 5 sheet. Cell size was 0.9 x 1.4 microns.
**PROCEDURE**

The devices were subjected to the following analysis procedures:

- External inspection
- X-ray
- Decapsulate
- Internal optical inspection
- SEM of assembly features and passivation
- Wirepull test
- Passivation integrity test
- Passivation removal
- SEM inspection of metal 3
- Metal 3 removal and delayer to metal 2
- SEM inspection of metal 2
- Metal 2 removal and delayer to metal 1
- SEM inspection of metal 1
- Metal 1 removal
- Delayer to poly and inspect poly structures and die surface
- Die sectioning (90° for SEM)*
- Material analysis
- Horizontal dimensions
- Vertical dimensions

*Delineation of cross-sections is by silicon etch unless otherwise indicated.*
OVERALL QUALITY EVALUATION: Overall Rating: Normal/Poor

DETAIL OF EVALUATION

Package integrity G
Package markings G
Die placement G
Wire spacing N
Wirebond placement N
Wirebond quality N
Dicing quality N
Dicing method Sawn (full depth)
Die attach method Adhesive

Die surface integrity:
  Toolmarks (absence) G
  Particles (absence) G
  Contamination (absence) G
  Process defects (absence) G
General workmanship N
Passivation integrity G
Metal definition N
Metal registration G
Metal integrity NP *
Contact coverage G
Contact registration G

*Metal 2 and 3 aluminum thinning up to 100 percent.

G = Good, P = Poor, N = Normal, NP = Normal/Poor
PACKAGE MARKINGS

Top

(LOGO) JAPAN A001
9705 31N
5165805ATT6

WIREBOND STRENGTH

Wire material: 0.9 mil diameter gold
Die pad material: aluminum

# of wires tested: 16
Bond lifts: 0
Force to break - high: 8 g
- low: 4 g
- avg.: 5.3 g
- std. dev.: 1.0

DIE MATERIAL ANALYSIS

Overlay passivation: A single layer of nitride over two layers of silicon-dioxide.

Metal 3: Aluminum with a thin titanium-nitride/titanium cap and a tungsten barrier.

Intermetal dielectric: Two layers of silicon-dioxide separated by a spin-on-glass (SOG).

Metal 2: Aluminum with a thin titanium-nitride/titanium cap and a tungsten barrier.

Metal 1: Tungsten surrounded by a titanium-nitride cap on a titanium-nitride/titanium barrier.

Pre-metal dielectric: Two layers of CVD glass.
Silicide on poly 1 and 2: Tungsten.

**HORIZONTAL DIMENSIONS**

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die size</td>
<td>8.7 x 18.4 mm (343 x 723 mils)</td>
</tr>
<tr>
<td>Die area</td>
<td>160 mm² (247,989 mils²)</td>
</tr>
<tr>
<td>Min pad size</td>
<td>0.11 x 0.11 mm (4.5 x 4.5 mils)</td>
</tr>
<tr>
<td>Min pad window</td>
<td>0.1 x 0.1 mm (4 x 4 mils)</td>
</tr>
<tr>
<td>Min pad space</td>
<td>0.03 mm (1.3 mils)</td>
</tr>
<tr>
<td>Min metal 3 width</td>
<td>1.0 micron</td>
</tr>
<tr>
<td>Min metal 3 space</td>
<td>1.1 micron</td>
</tr>
<tr>
<td>Min metal 3 pitch</td>
<td>2.1 microns</td>
</tr>
<tr>
<td>Min metal 2 width</td>
<td>0.8 micron</td>
</tr>
<tr>
<td>Min metal 2 space</td>
<td>0.8 micron</td>
</tr>
<tr>
<td>Min metal 2 pitch</td>
<td>1.6 micron</td>
</tr>
<tr>
<td>Min metal 1 width</td>
<td>0.4 micron</td>
</tr>
<tr>
<td>Min metal 1 space</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>Min metal 1 pitch</td>
<td>0.9 micron</td>
</tr>
<tr>
<td>Min via (M3 - M2)</td>
<td>0.7 micron (round)</td>
</tr>
<tr>
<td>Min via (M2 - M1)</td>
<td>0.9 micron (round)</td>
</tr>
<tr>
<td>Min contact</td>
<td>0.4 micron (round)</td>
</tr>
<tr>
<td>Min poly 4 width</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>Min poly 4 space</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>Min poly 3 width</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>Min poly 3 space</td>
<td>0.4 micron</td>
</tr>
<tr>
<td>Min poly 1 width</td>
<td>0.2 micron</td>
</tr>
<tr>
<td>Min poly 1 space</td>
<td>0.4 micron</td>
</tr>
<tr>
<td>Min gate length - N-channel</td>
<td>0.35 micron (in array)</td>
</tr>
<tr>
<td>- P-channel</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>Cell pitch</td>
<td>0.9 x 1.4 microns</td>
</tr>
<tr>
<td>Cell size</td>
<td>1.26 micron²</td>
</tr>
</tbody>
</table>
**VERTICAL DIMENSIONS**

**Layers**

<table>
<thead>
<tr>
<th>Layer Description</th>
<th>Thickness</th>
</tr>
</thead>
<tbody>
<tr>
<td>Passivation 3:</td>
<td>1.2 micron</td>
</tr>
<tr>
<td>Passivation 2:</td>
<td>0.4 micron</td>
</tr>
<tr>
<td>Passivation 1:</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>Metal 3 - cap:</td>
<td>0.04 micron</td>
</tr>
<tr>
<td>- aluminum:</td>
<td>0.5 micron</td>
</tr>
<tr>
<td>- barrier:</td>
<td>0.18 micron</td>
</tr>
<tr>
<td>Intermetal dielectric 2 - glass 2:</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>- SOG:</td>
<td>0 - 1.1 micron</td>
</tr>
<tr>
<td>- glass 1:</td>
<td>0.3 micron</td>
</tr>
<tr>
<td>Metal 2 - cap:</td>
<td>0.07 micron</td>
</tr>
<tr>
<td>- aluminum:</td>
<td>0.4 micron</td>
</tr>
<tr>
<td>- barrier:</td>
<td>0.2 micron</td>
</tr>
<tr>
<td>Intermetal dielectric 1 - glass 2:</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>- SOG:</td>
<td>0 - 1.05 micron</td>
</tr>
<tr>
<td>- glass 1:</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>Metal 1 - cap:</td>
<td>0.02 micron</td>
</tr>
<tr>
<td>- tungsten:</td>
<td>0.25 micron</td>
</tr>
<tr>
<td>- barrier:</td>
<td>0.1 micron</td>
</tr>
<tr>
<td>Pre-metal glass:</td>
<td>1.05 micron</td>
</tr>
<tr>
<td>Poly 5:</td>
<td>0.1 micron</td>
</tr>
<tr>
<td>Poly 4:</td>
<td>0.15 micron</td>
</tr>
<tr>
<td>Poly 3 - silicide:</td>
<td>0.08 micron</td>
</tr>
<tr>
<td>- poly:</td>
<td>0.17 micron</td>
</tr>
<tr>
<td>Poly 1 - silicide:</td>
<td>0.08 micron</td>
</tr>
<tr>
<td>- poly:</td>
<td>0.06 micron</td>
</tr>
<tr>
<td>Local oxide (under poly 1):</td>
<td>0.3 micron</td>
</tr>
<tr>
<td>N+ S/D diffusion:</td>
<td>0.2 micron</td>
</tr>
<tr>
<td>P+ S/D diffusion:</td>
<td>0.22 micron</td>
</tr>
<tr>
<td>N-well:</td>
<td>1.2 micron</td>
</tr>
</tbody>
</table>
Deep N-well: 3.2 microns
INDEX TO FIGURES

ASSEMBLY

DIE LAYOUT AND IDENTIFICATION

PHYSICAL DIE STRUCTURES

COLOR DRAWING OF DIE STRUCTURE

FUSES

MEMORY CELL

Figures 1, 2, 6 and 7

Figures 3 - 5

Figures 8 - 39

Figure 28

Figures 29 - 32

Figures 33 - 39
Figure 1. Package photograph and pinout of the Hitachi 5165805ATT6 64Mbit DRAM. Mag. 4x.
Figure 2. X-ray view of the Hitachi 64Mbit DRAM. Mag. 4x.
Figure 3. Whole die photograph of the Hitachi 64Mbit DRAM. Mag. 12x.
Figure 4. Optical views of die markings. Mag. 175x.
Figure 5. Optical views of die corners. Mag. 200x.
Figure 6. SEM section views of the edge seal structure.
Figure 7. SEM views of typical wirebonds. 60°.
Figure 8. SEM section views illustrating general device structure.
Figure 9. Perspective SEM views illustrating final passivation coverage. 60°.
Figure 10. SEM section views of metal 3 line profiles.

Mag. 15,000x

Mag. 30,000x
Figure 11. Topological views illustrating metal 3 patterning. 0°.
Figure 12. SEM views illustrating general metal 3 integrity. 60°.
Figure 13. SEM section views of metal 3-to-metal 2 vias.

Mag. 28,500x

Mag. 25,600x
Figure 14. SEM section views of metal 2 line profiles.

Mag. 15,000x

Mag. 50,000x
Figure 15. Topological SEM views of metal 2 patterning. 0°.
Figure 16. SEM views of general metal 2 integrity. 60°.
Figure 17. SEM section views of metal 2-to-metal 1 vias.
Figure 18. SEM section views of metal 1 profiles.
Figure 19. Topological SEM views of metal 1 patterning. 0°.
Figure 20. SEM views of general metal 1 integrity. 60°.
metal 1-to-poly 5, Mag. 26,500x

metal 1-to-poly 3, Mag. 35,000x

metal 1-to-poly 1, Mag. 33,000x

Figure 21. SEM section views of metal 1-to-poly contacts.
Figure 22. SEM section views of metal 1-to-diffusion contacts.
Figure 23. Topological SEM views of poly 1 patterning. 0°.
Figure 24. Perspective SEM views of poly 1 coverage. 60°.
Figure 25. SEM section views of P-channel transistors.

Mag. 24,500x

Mag. 45,000x
Figure 26. SEM section views of N-channel transistors.
Figure 27. Section views illustrating birdsbeak profiles and well structure.
Orange = Nitride, Blue = Metal, Yellow = Oxide, Green = Poly,
Red = Diffusion, and Gray = Substrate

Figure 28. Color cross section drawing illustrating device structure.
Figure 29. Optical views of fuse blocks.
Figure 30. Perspective SEM views of fuses. 60°.
Figure 31. Topological SEM views of fuses (poly 1). 0°.
Figure 32. SEM section views of a fuse.
Figure 33. Topological SEM views of the DRAM array, Mag. 10,000x, 0°.
Figure 34. Perspective SEM details of DRAM cells. Mag. 36,000x, 60°.
Figure 35. Topological SEM views of DRAM cells. Mag. 30,000x, 0°.
Figure 35a. Topological SEM views of DRAM cells and schematic. Mag. 30,000x, 0°.
Figure 36. SEM section views of DRAM cells (parallel to bit line).
Figure 37. SEM section views of poly 2 bit lines.
Figure 38. SEM section views of DRAM cells (perpendicular to bit lines).
Figure 38a. SEM section details of DRAM cells (perpendicular to bit lines).
Figure 39. SEM section views of the poly 1 word line (perpendicular to bit lines).