Abstract of the Disclosure

An interface adaptor suitable for use in a microprocessor system includes an input register coupled to a bidirectional data bus of the microprocessor system. The interface adaptor includes a plurality of registers, including a control register and a data register, couple to the input register by means of an internal input bus. Each of the plurality of registers includes flip-flops which are coupled as slave flip-flops to corresponding flip-flops of the input register. The corresponding flip-flops of the input register function as master flip-flops. The interface adaptor also includes register selection logic circuitry for selecting one of the plurality of registers by electrically coupling its slave flip-flop to the corresponding master flip-flops of the input register.

• a partial block diagram of an MPU system illustrating control register organization according to the invention.

 Citations [54]:
  
3,395,392  07/1968  Kulikauskas et al
3,593,312  07/1971  Barton et al
3,838,345  09/1974  Schneider
3,914,746  10/1975  Steinmetz et al