Abstract of the Disclosure

Disclosed is a memory system capable of being integrated into a semiconductor substrate and having an array of Hi-C memory cells. The Hi-C cells are selectively addressable by row and column lines. Each cell of the array is comprised of a transistor having a source coupled to a bit line, a gate couple to a word line and a drain coupled to a node N. Node N is coupled in parallel to a dielectric capacitor and to a depletion capacitor. The dielectric capacitor and the depletion capacitor are constructed to have substantially the same charge capacity.

• a greatly enlarged cross-sectional view of a emeory cell whose construction embodies the invention.

 Citations [54]:
  
3,740,732  06/1973  Frandon
3,852,800  12/1974  Ohwada et al.
3,996,655  12/1976  Cunningham et al.
4,003,036  01/1977  Jenne
4,012,757  03/1977  Koo
4,060,738  11/1977  Tasch, Jr. et al.