PATENT COVER GRAPHIC

United States Patent 4,205,330
May 27, 1980

Method Of Manufacturing A Low Voltage N-Channel MOSFET Device
Thomas Klein

Filed April 17, 1978
Image of US PATENT 4,205,330

Abstract of the Disclosure

A novel MOSFET circuit and method of manufacture utilizing a double ion implant process for manufacturing a low voltage high performance n-channel device that includes an enhancement transistor inverter combined with a depletion transistor load. The process starts with high resistivity material and uses a first ion implant process to dope the field region and to give the required threshold voltage for an enhancement device. A second ion implant is used to dope the channel region for the depletion device.
Figure descriptions: cover graphic

  • a cross section view of a completed inverter using the process of the invention. 

 Citations [54]:
  
3,356,858  12/1967  Wanless
4,006,491  02/1977  Alaspa et al
3,696,276  10/1972  Boland
4,052,229  10/1977  Pashley
3,748,545  07/1973  Beale
4,062,699  12/1977  Armstrong
3,920,481  11/1975  Hu
4,072,868  02/1978  Delamoneda
3,983,572  09/1976  Johnson
4,085,498  04/1978  Rideout
4,003,071  01/1977  Takagi
National Museum of American History
HomeSearchChip TalkChip FunPatentsPeoplePicturesCreditsCopyrightComments